


1 ps Max Jitter Crystal Oscillator (XO) (10 MHz to 525 MHz)

Features

- Available with any-rate output frequencies from 10 MHz to 525 MHz
- 3rd generation DSPLL[®] with superior ijtter performance: 1 ps max jitter
- Better frequency stability than SAWbased oscillators
- Internal fundamental mode crystal ensures high reliability
- Available CMOS, LVPECL, LVDS, and CML outputs
- 3.3, 2.5, and 1.8 V supply options
- Industry-standard 5 x 7 mm package and pinout
- Pb-free/RoHS-compliant
- -40 to +85 °C operating temperature range




Applications


- SONET/SDH (OC-3/12/48)
- Networking
- SD/HD SDI/3G SDI video
- Test and measurement
- Storage
- FPGA/ASIC clock generation

Description

The Si590/591 XO utilizes Silicon Laboratories' advanced DSPLL® circuitry to provide a low jitter clock at high frequencies. The Si590/591 is available with any-rate output frequency from 10 to 525 MHz. Unlike a traditional XO, where a unique crystal is required for each output frequency, the Si590/591 uses one fixed crystal to provide a wide range of output frequencies. This IC based approach allows the crystal resonator to provide exceptional frequency stability and reliability. In addition, DSPLL clock synthesis provides superior supply noise rejection, simplifying the task of generating low jitter clocks in noisy environments typically found in communication systems. The Si590/591 IC based XO is factory configurable for a wide variety of user specifications including frequency, supply voltage, output format, and temperature stability. Specific configurations are factory programmed at time of shipment, thereby eliminating long lead times associated with custom oscillators.

Functional Block Diagram





1. Electrical Specifications

Table 1. Recommended Operating Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Supply Voltage ¹	V _{DD}	3.3 V option	2.97	3.3	3.63	
		2.5 V option	2.25	2.5	2.75	V
		1.8 V option	1.71	1.8	1.89	
Supply Current	I _{DD}	Output enabled LVPECL CML LVDS CMOS Tristate mode	_ _ _ _	110 100 90 80 60	125 110 100 90 75	mA
Output Enable (OE) ²		V _{IH}	0.75 x V _{DD}		_	V
		V_{IL}	_	_	0.5	·
Operating Temperature Range	T _A		-40	_	85	۰C

Notes:

- 1. Selectable parameter specified by part number. See Section 3. "Ordering Information" on page 6 for further details.
- 2. OE pin includes an internal 17 k Ω pullup resistor to V_{DD} for output enable active high or a 17 k Ω pull-down resistor to GND for output enable active low. See 3. "Ordering Information" on page 6.

Table 2. CLK± Output Frequency Characteristics

Parameter	Symbol	Test Condition	Min	Тур	Max	Units	
Nominal Frequency ^{1,2}	f _O	LVPECL/LVDS/CML	10	_	525	N 41 1-	
		CMOS	10	_	160	MHz	
Initial Accuracy	f _i	Measured at +25 °C at time of shipping	_	±1.5	_	ppm	
Total Stability		Note 3, second option code "C"		_	±30	ppm	
		Note 4, second option code "B"	_	_	±50	ppm	
		Note 4, second option code "A"	_	_	±100	ppm	
		second option code "C"	_	_	±20	ppm	
Temperature Stability		second option code "B"		_	±25	ppm	
		second option code "A"	_	_	±50	ppm	
Powerup Time ⁵	tosc		_	_	10	ms	

Notes:

- 1. See Section 3. "Ordering Information" on page 6 for further details.
- 2. Specified at time of order by part number.
- **3.** Includes initial accuracy, temperature, shock, vibration, power supply and load drift, and 10 years aging at 40 °C. See 3. "Ordering Information" on page 6.
- **4.** Includes initial accuracy, temperature, shock, vibration, power supply and load drift, and 15 years aging at 70 °C. See 3. "Ordering Information" on page 6.
- 5. Time from powerup or tristate mode to f_O.



Table 3. CLK± Output Levels and Symmetry

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
LVPECL Output Option ¹	Vo	mid-level	V _{DD} – 1.42	_	V _{DD} – 1.25	V
	V _{OD}	swing (diff)	1.1	_	1.9	V _{PP}
	V _{SE}	swing (single-ended)	0.55	_	0.95	V_{PP}
LVDS Output Option ²	Vo	mid-level	1.125	1.20	1.275	V
	V _{OD}	swing (diff)	0.5	0.7	0.9	V _{PP}
CML Output Option ²	Vo	mid-level	_	V _{DD} – 0.75	_	V
	V _{OD}	swing (diff)	0.70	0.95	1.20	V _{PP}
CMOS Output Option ³	V _{OH}		0.8 x V _{DD}	_	V_{DD}	V
	V _{OL}		_	_	0.4	V
Rise/Fall time (20/80%)	t _{R,} t _F	LVPECL/LVDS/CML	_	_	350	ps
		CMOS with C _L = 15 pF	_	2	_	ns
Symmetry (duty cycle)	SYM		45	_	55	%

Notes:

- 1. 50Ω to $V_{DD} 2.0 V$.
- **2.** $R_{term} = 100 \Omega$ (differential).
- 3. $C_L = 15$ pF. Sinking or sourcing 12 mA for $V_{DD} = 3.3$ V, 6 mA for $V_{DD} = 2.5$ V, 3 mA for $V_{DD} = 1.8$ V.

Table 4. CLK± Output Phase Jitter

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Phase Jitter (RMS) ¹ for 50 MHz ≤ F _{OUT} ≤ 525 MHz (LVPECL/LVDS/CML)	фл	12 kHz to 20 MHz	_	0.5	1.0	ps
Phase Jitter (RMS) ² for 50 MHz ≤ F _{OUT} ≤ 160 MHz (CMOS)	фЈ	12 kHz to 20 MHz	_	0.6	1.0	ps

Notes:

- 1. Differential Modes LVPECL/LVDS/CML. 3.3 and 2.5 V supply voltage options only.
- 2. Single-ended CMOS output phase jitter measured using 33 Ω series termination into 50 Ω phase noise test equipment. 3.3 V supply voltage option only.

Table 5. CLK± Output Period Jitter

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Period Jitter*	J _{PER}	RMS	_	_	3	ps
		Peak-to-Peak	_	_	35	

*Note: Any output mode, including CMOS, LVPECL, LVDS, CML. N = 1000 cycles. Refer to AN279 for further information.



Table 6. Absolute Maximum Ratings¹

Parameter	Symbol	Rating	Units
Maximum Operating Temperature	T _{AMAX}	85	°C
Supply Voltage, 1.8 V Option	V _{DD}	-0.5 to +1.9	V
Supply Voltage, 2.5/3.3 V Option	V _{DD}	-0.5 to +3.8	V
Input Voltage (any input pin)	V _I	-0.5 to V _{DD} + 0.3	Volts
Storage Temperature	T _S	-55 to +125	°C
ESD Sensitivity (HBM, per JESD22-A114)	ESD	2500	V
Soldering Temperature (Pb-free profile) ²	T _{PEAK}	260	°C
Soldering Temperature Time @ T _{PEAK} (Pb-free profile) ²	t _P	20–40	seconds

Notes:

- 1. Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional operation or specification compliance is not implied at these conditions. Exposure to maximum rating conditions for extended periods may affect device reliability.
- 2. The device is compliant with JEDEC J-STD-020C. Refer to Si5xx Packaging FAQ available for download at www.silabs.com/VCXO for further information, including soldering profiles.

Table 7. Environmental Compliance

The Si590/591 meets the following qualification test requirements.

Parameter	Conditions/Test Method
Mechanical Shock	MIL-STD-883G, Method 2002.3 B
Mechanical Vibration	MIL-STD-883G, Method 2007.3 A
Solderability	MIL-STD-883G, Method 203.8
Gross & Fine Leak	MIL-STD-883G, Method 1014.7
Resistance to Solvents	MIL-STD-883G, Method 2015



2. Pin Descriptions




Table 8. Pinout for Si590 Series

Pin	Symbol	LVDS/LVPECL/CML Function	CMOS Function
1	OE*	No connection Make no external connection to this pin	Output enable
2	OE*	Output enable	No connection Make no external connection to this pin
3	GND	Electrical and Case Ground	Electrical and Case Ground
4	CLK+	Oscillator Output	Oscillator Output
5	CLK-	Complementary Output	No connection Make no external connection to this pin
6	V_{DD}	Power Supply Voltage	Power Supply Voltage

*Note: OE pin includes an internal 17 k Ω pullup resistor to V_{DD} for output enable active high or a 17 k Ω pulldown resistor to GND for output enable active low. See 3. "Ordering Information" on page 6.

Table 9. Pinout for Si591 Series


Pin	Symbol	LVDS/LVPECL/CML Function
1	OE*	Output enable
2	No connection Make no external connection to this pin	No connection Make no external connection to this pin
3	GND	Electrical and Case Ground
4	CLK+	Oscillator Output
5	CLK-	Complementary output
6	V_{DD}	Power Supply Voltage

*Note: OE pin includes an internal 17 k Ω pullup resistor to V_{DD} for output enable active high or a 17 k Ω pulldown resistor to GND for output enable active low. See 3. "Ordering Information" on page 6.



3. Ordering Information

The Si590/591 XO supports a variety of options including frequency, temperature stability, output format, and V_{DD} . Specific device configurations are programmed into the Si590/591 at time of shipment. Configurations can be specified using the Part Number Configuration chart below. Silicon Laboratories provides a web browser-based part number configuration utility to simplify this process. Refer to www.silabs.com/VCXOPartNumber to access this tool and for further ordering instructions. The Si590 and Si591 XO series are supplied in an industry-standard, RoHS compliant, 6-pad, 5 x 7 mm package. The Si591 Series supports an alternate OE pinout (pin #1) for LVPECL, LVDS, and CML output formats. See Tables 8 and 9 for the pinout differences between the Si590 and Si591 series.



Example P/N: 590BB148M352DGR is a $5 \times 7 \times 0$ in a 6 pad package. The frequency is 148.352 MHz, with a 3.3×0 supply, LVDS output, and Output Enable active high polarity. Overall stability is specified as $\pm 50 \text{ ppm}$. The device is specified for -40×0 to $\pm 85 \times 0$ ambient temperature range operation and is shipped in tape and reel format.

Figure 1. Part Number Convention



4. Outline Diagram and Suggested Pad Layout

Figure 2 illustrates the package details for the Si590/591. Table 10 lists the values for the dimensions shown in the illustration.




Figure 2. Si590/591 Outline Diagram

Table 10. Package Diagram Dimensions (mm)

Dimension	Min	Nom	Max	
Α	1.50	1.65	1.80	
b	1.30	1.40	1.50	
С	0.50	0.60	0.70	
D		7.00 BSC		
D1	4.30	4.40	4.50	
е		2.54 BSC.		
Е	5.00 BSC.			
E1	6.10 6.20 6.30		6.30	
Н	0.55	0.65	0.75	
L	1.17	1.27	1.37	
р	1.80	_	2.60	
R		0.70 REF		
aaa		0.15		
bbb	0.15			
ccc	0.10			
ddd		0.10		
eee		0.50		



5. Si590/Si591 Mark Specification

Figure 3 illustrates the mark specification for the Si590/Si591. Table 11 lists the line information.



Figure 3. Mark Specification

Table 11. Si53x Top Mark Description

Line	Position	Description
1	1–10	"SiLabs"+ Part Family Number, 59x (First 3 characters in part number)
2	1–10	Si590, Si591: Option1 + Option2 + Freq(7) + Temp Si590/Si591 w/ 8-digit resolution: Option1 + Option2 + ConfigNum(6) + Temp
3	Trace Code	
	Position 1	Pin 1 orientation mark (dot)
	Position 2	Product Revision (D)
	Position 3–6	Tiny Trace Code (4 alphanumeric characters per assembly release instructions)
	Position 7	Year (least significant year digit), to be assigned by assembly site (ex: 2009 = 9)
	Position 8–9 Calendar Work Week number (1–53), to be assigned by assembly s	
Position 10 "+" to indicate Pb-Free and RoHS		"+" to indicate Pb-Free and RoHS-compliant



6. 6-Pin PCB Land Pattern

Figure 4 illustrates the 6-pin PCB land pattern for the Si590/591. Table 12 lists the values for the dimensions shown in the illustration.




Figure 4. Si590/591 PCB Land Pattern

Table 12. PCB Land Pattern Dimensions (mm)

Dimension	Min Max		
D2	5.08	REF	
е	2.54	BSC	
E2	4.15	REF	
GD	0.84 —		
GE	2.00 —		
VD	8.20	REF	
VE	7.30	REF	
X	1.70	TYP	
Y	2.15 REF		
ZD			
ZE	_	6.30	

Notes:

- 1. Dimensioning and tolerancing per the ANSI Y14.5M-1994 specification.
- 2. Land pattern design based on IPC-7351 guidelines.
- 3. All dimensions shown are at maximum material condition (MMC).
- 4. Controlling dimension is in millimeters (mm).



DOCUMENT CHANGE LIST

Revision 0.2 to Revision 0.25

- Total Stability Maximum changed to ±30 in Table 2 on page 2.
- Total Stability Maximum changed to ±30 in Figure 1 on page 6.



Notes:



Si590/591

CONTACT INFORMATION

Silicon Laboratories Inc.

400 West Cesar Chavez Austin, TX 78701 Tel: 1+(512) 416-8500

Fax: 1+(512) 416-9669 Toll Free: 1+(877) 444-3032

Please visit the Silicon Labs Technical Support web page: https://www.silabs.com/support/pages/contacttechnicalsupport.aspx and register to submit a technical support request.

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories, Silicon Labs, and DSPLL are trademarks of Silicon Laboratories Inc.

Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.

