

DIP, SOJ

CE2

WE

A13

A8 A9 A11

OE

A10

CE1 1/07

I/O6 I/O5 I/O4 I/O3

NC A16 A14 A12 A7 A6 A5 A4 A3 A2 A1 A0 VO0 VO1 VO1 VO2 GND

Е

AS7C1024

A 10 CEI I/O7 I/O6 I/O4 I/O5 I/O3 GND I/O2 I/O1 I/O0 A0 A1 A2 A3

#### Features

- Organization: 131,072 words  $\times$  8 bits
- High speed
- 10/12/15/20 ns address access time
- 3/3/4/5 ns output enable access time
- Low power consumption
  - Active: 660 mW max (15 ns cycle)
- Standby: 55 mW max, CMOS I/O
- Very low DC component in active power
- 2.0V data retention
- Equal access and cycle times
- Easy memory expansion with CE1, CE2, OE inputs

- TTL/LVTTL-compatible, three-state I/O
- 32-pin JEDEC standard packages
- 300 mil PDIP and SOJ
- Socket compatible with 7C512 ( $64K \times 8$ )
- 400 mil PDIP and SOJ
- 8×20 TSOP

Pin arrangement

0

10

A9 A8 A13 WE CE2 A15 Vcc NC 

A16 A14 A12 A7 A6 A5 A4


- ESD protection  $\geq$  2000 volts
- Latch-up current  $\geq$  200 mA
- 3.3V and 5.0V versions available

TSOP 8×20

AS7C1024

• Industrial and commercial temperature available

Logic block diagram



#### Selection guide

		7C1024-10 -	7C1024-12 7C31024-12	7C1024-15 7C31024-15	7C1024-20 7C31024-20	Unit
Maximum address access time		10	12	15	20	ns
Maximum output enable access time		3	3	4	5	ns
	AS7C1024	175	160	120	110	mA
Maximum operating current	AS7C31024		100	70	65	mA
Maximum CMOS standby current		10.0	10.0	10.0	10.0	mA

Shaded areas contain advance information.

# **ALLIANCE SEMICONDUCTOR**



#### Functional description

The AS7C1024 and AS7C31024 are high performance CMOS 1,048,576-bit Static Random Access Memories (SRAM) organized as 131,072 words  $\times$  8 bits. It is designed for memory applications where fast data access, low power, and simple interfacing are desired.

Equal address access and cycle times ( $t_{AA}$ ,  $t_{RC}$ ,  $t_{WC}$ ) of 10/12/15/20 ns with output enable access times ( $t_{OE}$ ) of 3/3/4/5 ns are ideal for high performance applications. Active high and low chip enables (CET, CE2) permit easy memory expansion with multiple-bank memory systems.

When  $\overline{\text{CET}}$  is HIGH or CE2 is LOW the device enters standby mode. The standard AS7C1024 is guaranteed not to exceed 55 mW power consumption in standby mode. Both devices offer 2.0V data retention.

A write cycle is accomplished by asserting write enable ( $\overline{WE}$ ) and both chip enables ( $\overline{CET}$ , CE2). Data on the input pins I/O0-I/O7 is written on the rising edge of  $\overline{WE}$  (write cycle 1) or the active-to-inactive edge of  $\overline{CET}$  or CE2 (write cycle 2). To avoid bus contention, external devices should drive I/O pins only after outputs have been disabled with output enable ( $\overline{OE}$ ) or write enable ( $\overline{WE}$ ).

A read cycle is accomplished by asserting output enable ( $\overline{OE}$ ) and both chip enables ( $\overline{CE1}$ , CE2), with write enable ( $\overline{WE}$ ) HIGH. The chip drives I/O pins with the data word referenced by the input address. When either chip enable or output enable is inactive, or write enable is active, output drivers stay in high-impedance mode.

All chip inputs and outputs are TTL/LVTTL-compatible, and operation is from a single 5V supply (AS7C1024) or 3.3V supply (AS7C31024). The AS7C1024 and AS7C31024 are packaged in common industry standard packages.

Absolute maximum ratings	Absolute	maximum	ratings
--------------------------	----------	---------	---------

Parameter	Symbol	Min	Max	Unit
Voltage on any pin relative to GND	Vt	-0.5	+7.0	V
Power dissipation	P <sub>D</sub>	_	1.0	W
Storage temperature (plastic)	T <sub>stg</sub>	-55	+150	°C
Temperature under bias	T <sub>bias</sub>	-10	+85	°C
DC output current	I <sub>out</sub>	_	20	mA

Stresses greater than those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### Truth table

CET	CE2	WF	OE	Data	Mode
H	Х	X	Х	High Z	Standby (I <sub>SB</sub> , I <sub>SB1</sub> )
Х	L	Х	Х	High Z	Standby (I <sub>SB</sub> , I <sub>SB1</sub> )
L	Η	Н	Н	High Z	Output disable
L	Н	Н	L	D <sub>out</sub>	Read
L	Н	L	Х	D <sub>in</sub>	Write

Key: X = Don't Care, L = LOW, H = HIGH

#### Recommended operating conditions

Parameter		Symbol	Min	Nominal	Max	Unit
	AS7C1024	V <sub>CC</sub>	4.5	5.0	5.5	V
Supply voltage	AS7C31024	V <sub>CC</sub>	3.0	3.3	3.6	V
		GND	0.0	0.0	0.0	V
	AS7C1024	$v_{\mathrm{IH}}$	2.2	_	V <sub>CC</sub> + 0.5	V
Input voltage	AS7C31024	V <sub>IH</sub>	2.0	_	V <sub>CC</sub> + 0.5	V
		VIL	-0.5	_	0.8	V

 $^{\dagger}V_{IL}$  min = -3.0V for pulse width less than  $t_{RC}/2$ .



# DC operating characteristics <sup>1</sup>

				- ]	10	- j	2	- 1	15	-2	20	
Parameter	Symbol	Test conditions		Min	Max	Min	Max	Min	Max	Min	Max	Unit
Input leakage current	I <sub>LI</sub>	$V_{CC} = Max,$ $V_{in} = GND \text{ to } V_{CC}$		-	1	_	1	_	1	_	1	μA
Output leakage current	I <sub>lo</sub>	$\label{eq:cell} \begin{array}{l} \overline{\text{CET}} = \text{V}_{\text{IH}} \text{ or } \text{CE2} = \text{V}_{\text{IL}}\text{,} \\ \text{V}_{\text{CC}} = \text{Max}\text{,} \\ \text{V}_{\text{out}} = \text{GND} \text{ to } \text{V}_{\text{CC}} \end{array}$		-	1	_	1	_	1	_	1	μA
Operating power	Ι	$\overline{\text{CET}} = \text{V}_{\text{IL}}, \text{CE2} = \text{V}_{\text{IH}},$	AS7C1024		175	_	160	_	120	_	110	mA
supply current	1 <sub>CC</sub>	$f = f_{max}$ , $I_{out} = 0$ mA	AS7C31024		-	-	100	-	70	_	65	mA
,				-	55	_	50	Ι	40	Ι	40	mA
power supply current	I <sub>SB1</sub>	$\label{eq:cell} \begin{split} \overline{CET} &\geq V_{CC} - 0.2  \text{V or CE2} \leq 0.2  \text{V,} \\ V_{in} &\leq 0.2  \text{V or V}_{in} \geq V_{CC} - 0.2  \text{V,} \\ f &= 0 \end{split}$		ł	10	—	10	-	10		10	mA
Output voltage	V <sub>OL</sub>	$I_{OL} = 8 \text{ mA}, V_{CC} = \text{Min}$		-	0.4	_	0.4	_	0.4	_	0.4	V
	V <sub>OH</sub>	$I_{OH} = -4 \text{ mA}, V_{CC} = Min$		2.4		2.4	_	2.4	_	2.4	_	V

Shaded areas contain advance information.

### Capacitance<sup>2</sup>


(f = 1 MHz,  $T_a$  = Room temperature,  $V_{CC}$  = 5V)

Parameter	Symbol	Signals	Test conditions	Max	Unit
Input capacitance	C <sub>IN</sub>	A, CET, CE2, WE, OE	$V_{in} = 0V$	5	pF
I/O capacitance	C <sub>I/O</sub>	I/O	$V_{\rm in} = V_{\rm out} = 0V$	7	pF

# Read cycle 3,9,12

			10	]	12	- [	15	-2	20		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read cycle time	t <sub>RC</sub>	10		12	-	15	-	20	-	ns	
Address access time	t <sub>AA</sub>	-	10	-	12	-	15	-	20	ns	3
Chip enable (CET) access time	t <sub>ACE1</sub>		10	-	12	-	15	—	20	ns	3,12
Chip enable (CE2) access time	t <sub>ACE2</sub>		10	_	12	-	15	—	20	ns	3,12
Output enable (OE) access time	t <sub>OE</sub>	-	3	—	3	-	4	-	5	ns	
Output hold from address change	t <sub>OH</sub>	2		3	—	3		3	—	ns	5
CET LOW to output in Low Z	t <sub>CLZ1</sub>	3	-	3	—	3	—	3	—	ns	4, 5, 12
CE2 HIGH to output in Low Z	t <sub>CLZ2</sub>	3	-	3	—	3	_	3	—	ns	4,5,12
CET HIGH to output in High Z	t <sub>CHZ1</sub>	-	3	-	3	-	4	-	5	ns	4, 5, 12
CE2 LOW to output in High Z	t <sub>CHZ2</sub>	-	3	_	3	-	4	-	5	ns	4, 5, 12
OE LOW to output in Low Z	t <sub>OLZ</sub>	0	-	0	_	0	_	0	_	ns	4,5
OE HIGH to output in High Z	t <sub>OHZ</sub>		3	-	3	-	4	-	5	ns	4,5
Power up time	t <sub>PU</sub>	0	-	0	—	0	_	0	—	ns	4,5,12
Power down time	t <sub>PD</sub>	-	10	_	12	-	15	_	20	ns	4,5,12

# AS7C1024





D <sub>out</sub>		Data valid	
Current	$\leftarrow t_{CLZ1}, t_{CLZ2} \longrightarrow $	• <sup>t</sup> pp>	I <sub>CC</sub>
supply	50%	50%	I <sub>SB</sub>


# Write cycle <sup>11, 12</sup>


		-10	- 1	2	- 1	15	-7	20		
Parameter	Symbol	Min Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Write cycle time	t <sub>WC</sub>	10 –	12	_	15	_	20	_	ns	
Chip enable (CET) to write end	t <sub>CW1</sub>	9 –	10	—	12	_	12	-	ns	12
Chip enable (CE2) to write end	t <sub>CW2</sub>	9 –	10	_	12	_	12	_	ns	12
Address setup to write end	t <sub>AW</sub>	9	10	-	12	-	12	_	ns	
Address setup time	t <sub>AS</sub>	0 —	0	_	0	—	0	_	ns	12
Write pulse width	t <sub>WP</sub>	7 –	8	_	9	—	12	_	ns	
Address hold from end of write	t <sub>AH</sub>	0 –	0	_	0	—	0	_	ns	
Data valid to write end	t <sub>DW</sub>	6 —	6	_	9	—	10	_	ns	
Data hold time	$t_{\mathrm{DH}}$	0 —	0	_	0	_	0	_	ns	4,5
Write enable to output in High Z	t <sub>WZ</sub>	- 5	_	5	_	5	—	5	ns	4, 5
Output active from write end	t <sub>OW</sub>	3 -	3	_	3	_	3	_	ns	4, 5

Shaded areas contain advance information.










### Data retention characteristics 14


Parameter	Symbol	Test conditions	Min	Max	Unit
V <sub>CC</sub> for data retention	V <sub>DR</sub>	$V_{\rm CC} = 2.0V$	2.0	_	V
Data retention current	I <sub>CCDR</sub>	$\overline{CE1} \ge V_{CC} - 0.2V$ or	_	500	μΑ
Chip deselect to data retention time	t <sub>CDR</sub>	$CE2 \leq 0.2V$	0	_	ns
Operation recovery time	t <sub>R</sub>	$V_{in} \ge V_{CC} - 0.2 V$ or	t <sub>RC</sub>	_	ns
Input leakage current	$\mid I_{LI} \mid$	$V_{in} \leq 0.2V$	_	1	μΑ

#### Data retention waveform



#### AC test conditions

- 5V output load: see Figure B, except as noted see Figure C.
- 3.3V output load: see Figure D, except as noted see Figure E.
- Input pulse level: GND to 3.0V. See Figure A.
- Input rise and fall times: 5 ns. See Figure A.
- Input and output timing reference levels: 1.5V.








Figure A: Input waveform

Figure B: Output load



\*including scope and jig capacitance

Figure C: Output load for t<sub>CLZ</sub>, t<sub>CHZ</sub>, t<sub>OLZ</sub>, t<sub>OHZ</sub>, t<sub>OW</sub>







Figure C: Output load for  $t_{CLZ}$ ,  $t_{CHZ}$ ,  $t_{OLZ}$ ,  $t_{OHZ}$ ,  $t_{OW}$ 

#### Notes

- 1 During  $V_{CC}$  power-up, a pull-up resistor to  $V_{CC}$  on  $\overline{CET}$  is required to meet  $I_{SB}$  specification.
- 2 This parameter is sampled and not 100% tested.
- 3 For test conditions, see AC Test Conditions, Figures A, B, C.
- $t_{CLZ}$  and  $t_{CHZ}$  are specified with CL = 5pF as in Figure C. Transition is measured  $\pm 500$ mV from steady-state voltage.
- 5 This parameter is guaranteed but not tested.
- 6 WE is HIGH for read cycle.
- 7 CET and OE are LOW and CE2 is HIGH for read cycle.
- 8 Address valid prior to or coincident with CE transition LOW.
- 9 All read cycle timings are referenced from the last valid address to the first transitioning address.
- 10  $\overrightarrow{\text{CET}}$  or  $\overrightarrow{\text{WE}}$  must be HIGH or CE2 LOW during address transitions.
- 11 All write cycle timings are referenced from the last valid address to the first transitioning address.
- 12 CET and CE2 have identical timing.
- 13 This data applicable to the AS7C1024. The AS7C31024 functions similarly.
- 14 2V data retention applies to commercial tempoerature operating range only.



### Typical DC and AC characteristics



# AS7C1024 ordering codes

Package \ Access time	10 ns	12 ns	15 ns	20 ns
Plastic DIP, 300 mil		AS7C1024-12TPC AS7C31024-12TPC	AS7C1024-15TPC AS7C31024-15TPC	AS7C1024-20TPC AS7C31024-20TPC
Plastic DIP, 400 mil		AS7C1024-12PC AS7C31024-12PC	AS7C1024-15PC AS7C31024-15PC	AS7C1024-20PC AS7C31024-20PC
Plastic SOJ, 300 mil	AS7C1024-10TJC	AS7C1024-12TJC AS7C31024-12TJC	AS7C1024-15TJC AS7C31024-15TJC AS7C31024-15TJI	AS7C1024-20TJC AS7C31024-20TJC AS7C31024-20TJI
Plastic SOJ, 400 mil	AS7C1024-10JC	AS7C1024-12JC AS7C31024-12JC	AS7C1024-15JC AS7C1024-15JI AS7C31024-15JC AS7C31024-15JI	AS7C1024-20JC AS7C1024-20JI AS7C31024-20JC AS7C31024-20JI
TSOP 8×20		AS7C1024-12TC AS7C31024-12TC	AS7C1024-15TC AS7C31024-15TC	AS7C1024-20TC AS7C31024-20TC

\_\_\_\_\_

Shaded areas contain advance information.


### AS7C1024 part numbering system

AS7C	Х		1024	ХХ	Х		Х
SRAM prefix		= 5V CMOS = 3.3V CMOS	Device number	Access time	Package:	TP = PDIP 300 mil P = TJ = SOJ 300 mil J = $T = TSOP 8 \times 20$	C = Commercial temperature range, 0°C to 70 °C I = Industrial temperature range, -40°C to 85°C



# Plastic dual in-line package (PDIP)

	20-pin 300 mil Min Max		28- 300	-pin mil	32- 300	-	32-pin 400 mil		
			Min	Max	Min	Max	Min Max		
A	_	0.175	-	0.175	-	0.180	-	0.200	
<b>A</b> 1	0.010	-	0.010	-	0.015	-	0.015	-	
В	0.046	0.054	0.058	0.064	0.045	0.055	0.045	0.065	
Ь	0.018	0.024	0.016	0.022	0.015	0.021	0.014	0.022	
C	0.008	0.014	0.008	0.014	0.008	0.012	0.009	0.015	
D	-	0.980	-	1.400	-	1.571	-	1.620	
E	0.290	0.310	0.295	0.320	0.300	0.325	0.390	0.425	
E 1	0.263	0.293	0.278	0.298	0.280	0.295	0.340	0.390	
e	0.100 BSC		0.10	0 BSC	0.10	) BSC	0.100 BSC		
eA	0.310	0.350	0.330	0.370	0.330	0.370	0.430	0.470	
L	0.110	0.130	0.120	0.140	0.110	0.142	0.118	0.162	
α	0°	15°	0°	1 5°	0°	15°	0°	15°	
S	- 0.040		-	0.055	-	0.043	-	0.065	




Dimensions in inches

### Plastic small outline J-bend (SOJ)

		6-pin mil	28- 300	-	32- 300	-	28- 400	-pin mil	32- 400	•	36- 400	•	40- 400		42- 400	-	44- 400	•
	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
A	-	0.140	-	0.140	-	0.145	0.132	0.146	-	0.145	-	-	-	0.145	0.128	0.148	0.128	0.148
A1	0.020	-	0.025	-	0.025	-	0.062	-	0.025	-	-	~	0.025	-	0.02.5	-	0.025	-
A2	0.095	0.105	0.095	0.105	0.086	0.105	0.105	115	0.086	0.115	0.102	NOM	0.086	0.115	1.105	1.115	1.105	1.115
В	0.025	0.032	0.028	в түр	0.026	0.032	0.024	0.032	0.026	0.032	-	0.032	0.026	0.032	0.026	0.032	0.026	0.032
b	0.016	0.022	0.018	B TYP	0.014	0.020	0.013	0.021	0.015	0.020	0.013	0.021	0.015	0.022	0.015	0.020	0.015	0.020
c	0.008	0.014	0.010	) TYP	0.006	0.013	0.005	0.012	0.007	0.013	-	-		0.014				
D	-	0.686	-	0.730	0.820	0.830	0.720	0.729	0.820	0.830	0.920	0.930	1.015	1.035	1.070	1.080	1.120	1.130
E	0.327	0.347	0.327	0.347	0.330	0.340	0.430	0.440	0.435	0.445	0.350	0.390	0.435	0.445	0.370	NOM	0.370	NOM
<b>E</b> 1	0.295	0.305	0.295	0.305	0.292	0.305	0.395	0.405	0.395	0.405	0.400	NOM	0.395	0.405	0.395	0.405	0.395	0.405
E2	0.245	0.285	0.245	0.285	0.250	0.275	0.354	0.378	0.360	0.380	0.435	0.445		-	0.435			
e	0.05	) BSC	0.050	) BSC	0.050	) BSC	0.05	) BSC	0.050	D BSC	0.045	0.055	0.050	· · · · · · · · · · · · · · · · · · ·	0.050		0.050	


Dimensions in inches



# ALLIANCE SEMICONDUCTOR




Plastic small outline gull wing IC (SOIC)




### Seating plane

### Thin small outline package (TSOP-I)

	28- 8×1	-		-pin 20	40-pin 10×20			
	Min	Max	Min	Max	Min	Max		
A	-	1.20	-	1.20	-	1.20		
A1	0.05	0.15	0.05	0.15	0.05	0.15		
A2	0.90	1.05	0.90	1.05	0.95	1.05		
b	0.17	0.27	0.17	0.23	0.17	0.27		
С	0.10 -		0.10	_	0.10	0.20		
D	11.70	11.90	18.20	18.20 18.60		18.50		
е	0.55 n	0.55 nominal		ominal	0.50 nominal			
Е	8.0 nominal		7.80	8.20	9.90	10.10		
Hd	13.20 13.60		19.80	20.20	19.80	20.20		
L	0.30 0.70		0.40	0.60	0.50	0.70		
α	0° 5°		1°	5°	0°	5°		





Dimensions in millimeters

