


## 3.3V 128K×8 Intelliwatt™ low power CMOS SRAM


## Features

- Intelliwatt active power reduction circuitry
- 2.7V to 3.6V operating range
- Organization: 131,072 words × 8 bits
- High speed
  - 55/ 70/ 100 ns address access time
- Low power consumption
  - Active: 126 mW max (55 ns cycle) at 3.6V
  - Typical: <40mW (55 ns cycle)
  - Standby: 180 μW
  - Very low DC component in active power, 100μA max
- 1.5V data retention
- Easy memory expansion with  $\overline{\text{CE1}}$ ,  $\text{CE2}$ ,  $\overline{\text{OE}}$  inputs
- TTL/ LVTTL-compatible, three-state I/ O
- JEDEC registered packaging
  - 32-pin TSOP packag
  - 48-ball 8mm × 6mm CSP BGA
- Class I, per Mil STD 883
- Latch-up current ≥ 200 mA
- Industrial and commercial temperature available
- Other voltage versions available
  - 1.65V to 1.95V (AS7C181024LL)
  - 2.3V to 3.0V (AS7C251024LL)

## Logic block diagram



## Pin arrangement (top view)



48-CSP Ball-Grid-Array Package (shading indicates no ball)

|   | 1                 | 2               | 3               | 4               | 5               | 6                 |
|---|-------------------|-----------------|-----------------|-----------------|-----------------|-------------------|
| A | A <sub>0</sub>    | A <sub>1</sub>  | CE2             | A <sub>3</sub>  | A <sub>6</sub>  | A <sub>8</sub>    |
| B | I/ O <sub>4</sub> | A <sub>2</sub>  | WE              | A <sub>4</sub>  | A <sub>7</sub>  | I/ O <sub>0</sub> |
| C | I/ O <sub>5</sub> |                 | NC              | A <sub>5</sub>  |                 | I/ O <sub>1</sub> |
| D | V <sub>SS</sub>   |                 |                 |                 |                 | V <sub>DD</sub>   |
| E | V <sub>DD</sub>   |                 |                 |                 |                 | V <sub>SS</sub>   |
| F | I/ O <sub>6</sub> |                 | NC              | NC              |                 | I/ O <sub>2</sub> |
| G | I/ O <sub>7</sub> | OE              | CE1             | A <sub>16</sub> | A <sub>15</sub> | I/ O <sub>3</sub> |
| H | A <sub>9</sub>    | A <sub>10</sub> | A <sub>11</sub> | A <sub>12</sub> | A <sub>13</sub> | A <sub>14</sub>   |

## Selection guide

|                                   | 7C31024LL-55 | 7C31024LL-70 | 7C31024LL-100 | Unit |
|-----------------------------------|--------------|--------------|---------------|------|
| Maximum address access time       | 55           | 70           | 100           | ns   |
| Maximum output enable access time | 25           | 35           | 50            | ns   |
| Maximum operating current         | 35           | 30           | 25            | mA   |
| Maximum standby current           | 50           | 50           | 50            | μA   |

Intelliwatt™ is a trademark of Alliance Semiconductor Corporation.



## Functional description

The AS7C31024LL is a high performance CMOS 1,048,576-bit Static Random Access Memory (SRAM) organized as 131,072 words  $\times$  8 bits. It is designed for portable applications where fast data access, long battery life, and simple interfacing are desired.

Equal address access and cycle times ( $t_{AA}$ ,  $t_{RC}$ ,  $t_{WC}$ ) of 55/ 70/ 100 ns with output enable access times ( $t_{OE}$ ) of 25/ 35/ 50 ns are ideal for high performance applications. Active high and low chip enables ( $\overline{CE1}$ ,  $CE2$ ) permit easy memory expansion with multiple-bank memory systems.

When  $\overline{CE1}$  is HIGH or  $CE2$  is LOW, the device enters standby mode. The AS7C31024LL is guaranteed not to exceed 180  $\mu$ W power consumption in standby mode. This device also returns data when  $V_{DD}$  is reduced to 1.5V for even lower power consumption.

A write cycle is accomplished by asserting write enable ( $\overline{WE}$ ) and both chip enables ( $\overline{CE1}$ ,  $CE2$ ). Data on the input pins I/ O0-I/ O7 is written on the rising edge of  $\overline{WE}$  (write cycle 1) or the active-to-inactive edge of  $\overline{CE1}$  or  $CE2$  (write cycle 2). To avoid bus contention, external devices should drive I/ O pins only after outputs have been disabled with output enable ( $\overline{OE}$ ) or write enable ( $\overline{WE}$ ).

A read cycle is accomplished by asserting output enable ( $\overline{OE}$ ) and both chip enables ( $\overline{CE1}$ ,  $CE2$ ), with write enable ( $\overline{WE}$ ) HIGH. The chip drives I/ O pins with the data word referenced by the input address. When either chip enable or output enable is inactive, or write enable is active, output drivers stay in high-impedance mode.

The device is packaged in common industry standard packages. Chip scale BGA packaging, easy to use in manufacturing, provides the smallest possible footprint. This 48-ball JEDEC registered package has a ball pitch of 0.75 mm and external dimensions of 8 mm  $\times$  6 mm.

## Low power design

In the AS7C31024LL design, priority was placed on low power, while maintaining moderately high performance. To reduce standby and data retention current, a 6-transistor memory cell was utilized. Active power was reduced considerably over traditional designs by using Intellipower™ power reduction circuitry. With Intellipower™, SRAM powers down unused circuits between access operations, resulting in longer cycle times and lower duty cycles and providing incremental power savings. During periods of inactivity, Intellipower™ SRAM power consumption can be as low as fully de-activated standby power, even though the chip is enabled. This power savings, both in active and inactive modes, results in longer battery life, and better system marketability. All chip inputs and outputs are TTL-compatible, and operation is from a single 3.3V supply.

## Absolute maximum ratings

| Parameter                     | Symbol    | Min  | Max            | Unit |
|-------------------------------|-----------|------|----------------|------|
| Voltage on any input pin      | $V_{IN}$  | -0.5 | +4.0           | V    |
| Voltage on any I/ O pin       | $V_{I/O}$ | -0.5 | $V_{DD} + 0.5$ | V    |
| Power dissipation             | $P_D$     | —    | 1.0            | W    |
| Storage temperature (plastic) | $T_{stg}$ | -55  | +150           | °C   |
| DC output current             | $I_{out}$ | —    | 20             | mA   |

Stresses greater than those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## Truth table

| $\overline{CE1}$ | $CE2$ | $\overline{WE}$ | $\overline{OE}$ | Data      | Mode                             |
|------------------|-------|-----------------|-----------------|-----------|----------------------------------|
| H                | X     | X               | X               | High Z    | Standby ( $I_{SB}$ , $I_{SB1}$ ) |
| X                | L     | X               | X               | High Z    | Standby ( $I_{SB}$ , $I_{SB1}$ ) |
| L                | H     | H               | H               | High Z    | Output disable                   |
| L                | H     | H               | L               | $D_{out}$ | Read                             |
| L                | H     | L               | X               | $D_{in}$  | Write                            |

Key: X = Don't Care, L = LOW, H = HIGH



## Recommended operating conditions

| Parameter                     |            | Symbol          | Min               | Typ | Max                   | Unit |
|-------------------------------|------------|-----------------|-------------------|-----|-----------------------|------|
| Supply voltage                |            | V <sub>DD</sub> | 2.7               | 3.3 | 3.6                   | V    |
|                               |            | V <sub>SS</sub> | 0.0               | 0.0 | 0.0                   | V    |
| DC input voltage              |            | V <sub>IH</sub> | 2.0               | –   | V <sub>DD</sub> + 0.5 | V    |
|                               |            | V <sub>IL</sub> | −0.5 <sup>†</sup> | –   | 0.8                   | V    |
| Ambient operating temperature | Commercial | T <sub>A</sub>  | 0                 | –   | 70                    | °C   |
|                               | Industrial | T <sub>A</sub>  | −40               | –   | 85                    | °C   |

$^{\dagger} V_{IL\ min} = -3.0V$  for pulse width less than 10ns.

## DC input/output characteristics

| Parameter              | Symbol     | Test conditions                                    | -55            |     | -70            |     | -100           |     | Unit    |
|------------------------|------------|----------------------------------------------------|----------------|-----|----------------|-----|----------------|-----|---------|
|                        |            |                                                    | Min            | Max | Min            | Max | Min            | Max |         |
| Input leakage current  | $ I_{II} $ | $0V \leq V_{in} \leq V_{DD}$                       | –              | 1   | –              | 1   | –              | 1   | $\mu A$ |
| Output leakage current | $ I_{LO} $ | Outputs disabled,<br>$0V \leq V_{out} \leq V_{DD}$ | –              | 1   | –              | 1   | –              | 1   | $\mu A$ |
| Output voltage         | $V_{OL}$   | $I_{OL} = 4\ mA, V_{DD} = \text{Min}$              | –              | 0.4 | –              | 0.4 | –              | 0.4 | V       |
|                        |            | $I_{OL} = 100\ \mu A, V_{DD} = \text{Min}$         | –              | 0.1 | –              | 0.1 | –              | 0.1 |         |
|                        | $V_{OH}$   | $I_{OH} = -4\ mA, V_{DD} = \text{Min}$             | 2.4            | –   | 2.4            | –   | 2.4            | –   | V       |
|                        |            | $I_{OH} = -100\ \mu A, V_{DD} = \text{Min}$        | $V_{DD} - 0.1$ | –   | $V_{DD} - 0.1$ | –   | $V_{DD} - 0.1$ | –   |         |

## Power consumption characteristics

| Condition                | Symbol    | Test conditions                                                                                                                  | -55 |     | -70 |     | -100 |     | Unit    |
|--------------------------|-----------|----------------------------------------------------------------------------------------------------------------------------------|-----|-----|-----|-----|------|-----|---------|
|                          |           |                                                                                                                                  | Min | Max | Min | Max | Min  | Max |         |
| Operating, active        | $I_{DD}$  | $\overline{CE} \leq V_{IL}, V_{DD} = \text{Max},$<br>$f = f_{Max} = 1/t_{RC}, I_{OUT} = 0\ mA$                                   | –   | 35  | –   | 30  | –    | 25  | mA      |
| Operating, static        | $I_{DD1}$ | $\overline{CE} = V_{SS}, V_{DD} = \text{Max}, f = 0,$<br>$I_{OUT} = 0\ mA$                                                       |     | 100 |     | 100 |      | 100 | $\mu A$ |
| Sandby, address toggling | $I_{SB}$  | $\overline{CE} \geq V_{IH}, V_{DD} = \text{Max},$<br>$f = f_{Max} = 1/t_{RC}$                                                    | –   | 100 | –   | 100 | –    | 100 | $\mu A$ |
| Sandby, address static   | $I_{SB1}$ | $\overline{CE} \geq V_{DD} - 0.2V, V_{DD} = \text{Max},$<br>$V_{in} \leq V_{SS} + 0.2V$ or<br>$V_{in} \geq V_{DD} - 0.2V, f = 0$ | –   | 50  | –   | 50  | –    | 50  | $\mu A$ |

Capacitance <sup>2</sup>

( $f = 1\ MHz, T_a = \text{Room temperature}, V_{DD} = 3.3V$ )

| Parameter         | Symbol    | Signals                                                | Test conditions         | Max | Unit |
|-------------------|-----------|--------------------------------------------------------|-------------------------|-----|------|
| Input capacitance | $C_{IN}$  | A, $\overline{CE}1, CE2, \overline{WE}, \overline{OE}$ | $V_{in} = 0V$           | 5   | pF   |
| I/O capacitance   | $C_{I/O}$ | I/O                                                    | $V_{in} = V_{out} = 0V$ | 7   | pF   |

Read cycle <sup>3,9</sup>

| Parameter                                     | Symbol    | -55 |     | -70 |     | -100 |     | Unit | Notes |
|-----------------------------------------------|-----------|-----|-----|-----|-----|------|-----|------|-------|
|                                               |           | Min | Max | Min | Max | Min  | Max |      |       |
| Read cycle time                               | $t_{RC}$  | 55  | —   | 70  | —   | 100  | —   | ns   |       |
| Address access time                           | $t_{AA}$  | —   | 55  | —   | 70  | —    | 100 | ns   | 3     |
| Chip enable ( $\overline{CE}$ ) access time   | $t_{ACE}$ | —   | 55  | —   | 70  | —    | 100 | ns   | 3     |
| Output enable ( $\overline{OE}$ ) access time | $t_{OE}$  | —   | 25  | —   | 35  | —    | 50  | ns   |       |
| Output hold from address change               | $t_{OH}$  | 3   | —   | 3   | —   | 3    | —   | ns   | 5     |
| $\overline{CE}$ Low to output in Low Z        | $t_{CLZ}$ | 3   | —   | 3   | —   | 3    | —   | ns   | 4, 5  |
| $\overline{CE}$ High to output in High Z      | $t_{CHZ}$ | —   | 25  | —   | 35  | —    | 50  | ns   | 4, 5  |
| $\overline{OE}$ Low to output in Low Z        | $t_{OLZ}$ | 3   | —   | 3   | —   | 3    | —   | ns   | 4, 5  |
| $\overline{OE}$ High to output in High Z      | $t_{OHZ}$ | —   | 25  | —   | 35  | —    | 50  | ns   | 4, 5  |
| Power up time                                 | $t_{PU}$  | 0   | —   | 0   | —   | 0    | —   | ns   | 4, 5  |
| Power down time                               | $t_{PD}$  | —   | 55  | —   | 70  | —    | 100 | ns   | 4, 5  |

## Key to switching waveforms



Rising input

Falling input

Undefined output/don't care

Read waveform 1 <sup>3,6,7,9,12</sup>



Address controlled

Read waveform 2 <sup>3,6,8,9,12</sup> $\overline{CE1}$  and CE2 controlled



## Write cycle

| Parameter                            | Symbol   | 55  |     | 70  |     | 100 |     | Unit | Notes |
|--------------------------------------|----------|-----|-----|-----|-----|-----|-----|------|-------|
|                                      |          | Min | Max | Min | Max | Min | Max |      |       |
| Write cycle time                     | $t_{WC}$ | 55  | –   | 70  | –   | 100 | –   | ns   |       |
| Chip enable (CE1 & CE2) to write end | $t_{CW}$ | 40  | –   | 40  | –   | 80  | –   | ns   | 12    |
| Address setup to write end           | $t_{AW}$ | 40  | –   | 50  | –   | 80  | –   | ns   |       |
| Address setup time                   | $t_{AS}$ | 0   | –   | 0   | –   | 0   | –   | ns   | 12    |
| Write pulse width                    | $t_{WP}$ | 40  | –   | 50  | –   | 80  | –   | ns   |       |
| Address hold from end of write       | $t_{AH}$ | 0   | –   | 0   | –   | 0   | –   | ns   |       |
| Data valid to write end              | $t_{DW}$ | 25  | –   | 25  | –   | 35  | –   | ns   |       |
| Data hold time                       | $t_{DH}$ | 0   | –   | 0   | –   | 0   | –   | ns   | 4, 5  |
| Write enable to output in High Z     | $t_{WZ}$ | –   | 10  | –   | 10  | –   | 10  | ns   | 4, 5  |
| Output active from write end         | $t_{OW}$ | 5   | –   | 5   | –   | 5   | –   | ns   | 4, 5  |


Write waveform 1 <sup>10,11,12</sup> $\overline{WE}$  controlledWrite waveform 2 <sup>10,11,12</sup> $\overline{CE1}$  and CE2 controlled



## Data retention characteristics

| Parameter                            | Symbol     | Test conditions                                      | Min      | Max | Unit    | Notes |
|--------------------------------------|------------|------------------------------------------------------|----------|-----|---------|-------|
| $V_{DD}$ for data retention          | $V_{DR}$   | $V_{DD} = 1.5V$                                      | 1.5      | –   | V       |       |
| Data retention current               | $I_{CCDR}$ | $\overline{CE} \geq V_{DD} - 0.2V$                   | –        | 25  | $\mu A$ | 5     |
| Chip deselect to data retention time | $t_{CDR}$  | $V_{in} \geq V_{DD} - 0.2V$ or<br>$V_{in} \leq 0.2V$ | 0        | –   | ns      | 5     |
| Operation recovery time              | $t_R$      |                                                      | $t_{RC}$ | –   | ns      | 5     |

## Data retention waveform



## AC test conditions

- 3.3V output load: see Figure B, except as noted see Figure C.
- Input pulse level:  $V_{SS}$  to 3.0V. See Figure A.
- Input rise and fall times: 5 ns. See Figure A.
- Input and output timing reference levels:  $0.5 \times V_{DD}$

Thevenin Equivalent:





Figure A: Input waveform





Figure B: Output load

Figure C: Output load for  $t_{CLZ}$ ,  $t_{CHZ}$ ,  $t_{OLZ}$ ,  $t_{OHZ}$ ,  $t_{OW}$ 

\*including scope and jig capacitance


## Notes

- During  $V_{DD}$  power-up, a pull-up resistor to  $V_{DD}$  on  $\overline{CE1}$  is required to meet  $I_{SB}$  specification.
- This parameter is sampled and not 100% tested.
- For test conditions, see *AC Test Conditions*, Figures A, B, C.
- $t_{CLZ}$  and  $t_{CHZ}$  are specified with  $C_L = 5pF$  as in Figure C. Transition is measured  $\pm 500mV$  from steady-state voltage.
- This parameter is guaranteed but not tested.
- $\overline{WE}$  is HIGH for read cycle.
- $\overline{CE1}$  and  $\overline{OE}$  are LOW and  $CE2$  is HIGH for read cycle.
- Address valid prior to or coincident with  $\overline{CE}$  transition LOW.
- All read cycle timings are referenced from the last valid address to the first transitioning address.
- $\overline{CE1}$  or  $\overline{WE}$  must be HIGH or  $CE2$  LOW during address transitions.
- All write cycle timings are referenced from the last valid address to the first transitioning address.
- $\overline{CE1}$  and  $CE2$  have identical timing.






## Package dimensions

SRAM



|    | <i>Minimum</i> | <i>Typical</i> | <i>Maximum</i> |
|----|----------------|----------------|----------------|
| A  | 5.90           | 6.00           | 6.10           |
| A1 | -              | 3.75           | -              |
| B  | 7.90           | 8.00           | 8.10           |
| B1 | -              | 5.25           | -              |
| C  | -              | 0.75           | -              |
| D  | -              | 0.35           | -              |
| E  | -              | -              | 1.20           |
| E1 | 0.17           | 0.22           | 0.27           |
| Y  | -              | 0.10           | -              |



## Notes

1. Units: mm
2. Pitch: (x,y)=0.75 mm × 0.75 mm (typ.)
3. Y is coplanarity: 0.10 mm



AS7C31024LL ordering codes

| Package \ Access time | 55 ns            | 70 ns            | 100 ns            |
|-----------------------|------------------|------------------|-------------------|
| TSOP 8×20             | AS7C31024LL-55TC | AS7C31024LL-70TC | AS7C31024LL-100TC |
|                       | AS7C31024LL-55TI | AS7C31024LL-70TI | AS7C31024LL-100TI |
| CSP BGA               | AS7C31024LL-55BC | AS7C31024LL-70BC | AS7C31024LL-100BC |
|                       | AS7C31024LL-55BI | AS7C31024LL-70BI | AS7C31024LL-100BI |

AS7C31024LL part numbering system

|             |              |               |             |                                      |                                                                                                  |
|-------------|--------------|---------------|-------------|--------------------------------------|--------------------------------------------------------------------------------------------------|
| AS7C        | 3            | 1024LL        | -XX         | X                                    | X                                                                                                |
| SRAM prefix | 3=3.3V CMOS  | Device number | Access time | Package:<br>T=TSOP 8×20<br>B=CSP BGA | C= Commercial temperature range, 0°C to 70 °C<br>I= Industrial temperature range, -40°C to 85 °C |
|             | 25=2.5V CMOS |               |             |                                      |                                                                                                  |
|             | 18=1.8V CMOS |               |             |                                      |                                                                                                  |

SRAM