

R65C51 Asynchronous Communications Interface Adapter (ACIA)

DESCRIPTION

The Rockwell CMOS R65C51 Asynchronous Communications Interface Adapter (ACIA) provides an easily implemented, program controlled interface between 8-bit microprocessor-based systems and serial communication data sets and modems.

The ACIA has an internal baud rate generator. This feature eliminates the need for multiple component support circuits, a crystal being the only other part required. The Transmitter baud rate can be selected under program control to be any one of 15 different rates from 50 to 19,200 baud, or $^{1}/_{16}$ times an external clock rate. The Receiver baud rate may be selected under program control to be either the Transmitter rate, or at $^{1}/_{16}$ times an external clock rate. The ACIA has programmable word lengths of 5, 6, 7, or 8 bits; even, odd, or no parity; 1, $^{11}/_{2}$, or 2 stop bits.

The ACIA is designed for maximum programmed control from the microprocessor (MPU), to simplify hardware implementation. Three separate registers permit the MPU to easily select the R65C51's operating modes and data checking parameters and determine operational status.

FEATURES

- · Low power CMOS N-well silicon gate technology
- Replacement for NMOS R6551 ACIA
- · Full duplex operation with buffered receiver and transmitter
- · Data set/modem control functions
- Internal baud rate generator with 15 programmable baud rates (50 to 19,200)
- Program-selectable internally or externally controlled receiver rate
- Programmable word lengths, number of stop bits, and parity bit generation and detection
- Programmable interrupt control
- Program reset
- · Program-selectable serial echo mode
- · Two chip selects
- 1 or 2 MHz operation
- 5.0 Vdc ±5% supply requirements
- Wide range of packages available
- 28-pin ceramic or plastic DIP
- 28-pin plastic leaded chip carrier (PLCC)
- Full TTL compatibility
- Compatible with R6500, R6500/* and R65C00 microprocessors





Figure 1. R65C51 ACIA Pin Assignments

Document No. 29651N60 Product Description

Order No. 2157 Rev. 5, June 1987

ORDERING INFORMATION



INTERFACE SIGNALS

Figure 1 (front page) shows the R65C51 ACIA pin assignments and Figure 2 groups the signals by functional interface.

MICROPROCESSOR INTERFACE

Reset (RES)

During system initialization, a low on the $\overline{\text{RES}}$ input causes a hardware Reset to occur. Upon Reset, the Command Register and the Control Register are cleared (all bits set to 0). The Status Register is cleared with the exception of the indications of Data Set Ready and Data Carrier Detect, which are externally controlled by the $\overline{\text{DSR}}$ and $\overline{\text{DCD}}$ lines, and the Transmitter Empty bit, which is set. $\overline{\text{RES}}$ must be held low for one $\emptyset 2$ clock cycle for a reset to occur.

Input Clock (\$2)

The input clock is the system **Ø2** clock and clocks all data transfers between the system microprocessor and the ACIA.

Read/Write (R/W)

The RIW input, generated by the microprocessor controls the direction of data transfers. A high on the RIW pin allows the processor to read the data supplied by the ACIA, a low allows a write to the ACIA.

Interrupt Request (IRQ)

The \overline{IRQ} pin is an interrupt output from the interrupt control logic. It is an open drain output, permitting several devices to be connected to the common \overline{IRQ} microprocessor input. Normally a high level, \overline{IRQ} goes low when an interrupt occurs.

Data Bus (D0-D7)

The eight data line (D0-D7) pins transfer data between the processor and the ACIA. These lines are bi-directional and are normally high-impedance except during Read cycles when the ACIA is selected.

Chip Selects (CS0, CS1)

The two chip select inputs are normally connected to the processor address lines either directly or through decoders. The ACIA is selected when CS0 is high and CS1 is low. When the ACIA is selected, the internal registers are addressed in accordance with the register select lines (RS0, RS1).

Register Selects (RS0, RS1)

The two register select lines are normally connected to the processor address lines to allow the processor to select the various ACIA internal registers. Table 1 shows the internal register select decoding.

Table 1. ACIA Register Selection

		Register Operation					
RS1	RS0	R/W = Low	R/W = High				
L	L	Write Transmit Data Register	Read Receiver Data Register				
L	н	Programmed Reset (Data is "Don't Care")	Read Status Register				
н	L	Write Command Register	Read Command Register				
Н	Н	Write Control Register	Read Control Register				

The Command Register controls parity, receiver echo mode, transmitter interrupt control, the state of the $\overline{\text{RTS}}$ line, receiver interrupt control, and the state of the $\overline{\text{DTR}}$ line.

The Control Register controls the number of stop bits, word length, receiver clock source, and baud rate.

The Status Register indicates the states of the $\overline{\text{IRQ}}$, $\overline{\text{DSR}}$, and $\overline{\text{DCD}}$ lines, Transmitter and Receiver Data Registers, and Overrun, Framing, and Parity Error conditions.

The Transmitter and Receiver Data Registers are used for temporary data storage by the ACIA Transmit and Receive circuits.

Only the Command and Control registers can be both read and written. The programmed Reset operation does not cause any data transfer, but is used to clear bits 4 through 0 in the Command register and bit 2 in the Status Register. The control Register is unchanged by a programmed Reset. It should be noted that the programmed Reset is slightly different from the hardware Reset (RES); refer to the register description.




Figure 2. ACIA Interface Diagram

ACIA/MODEM INTERFACE

Crystal Pins (XTLI, XTLO)

These pins are normally directly connected to a parallel mode external crystal (1.8432 MHz) to derive the various baud rates. Note that capacitors are required from XTLI to ground and from XTLO to ground. Alternatively, an externally generated clock can drive the XTLI pin. in which case the XTLO pin must float.

Transmit Data (TxD)

The TxD output line transfers serial non-return-to-zero (NRZ) data to the modern. The least significant bit (LSB) of the Transmit Data Register is the first data bit transmitted and the rate of data transmission is determined by the baud rate selected or by an external transmitter clock. This selection is made by programming the Control Register.

Receive Data (RxD)

The RxD input line transfers serial NRZ data into the ACIA from the modem, LSB first. The receiver data rate is determined by the programmed baud rate or by an externally generated receiver clock. The selection is made by programming the Control Register.

Receive Clock (RxC)

RxC is a bi-directional pin which is either the external receiver clock input or a clock output of 16x the baud rate. The latter

mode results if the internal baud rate generator is selected for receiver data clocking.

Request to Send (RTS)

The $\overline{\text{RTS}}$ output $\overline{\text{pin}}$ controls the modem from the processor. The state of the $\overline{\text{RTS}}$ pin is determined by the contents of the Command Register.

Clear to Send (CTS)

The $\overline{\text{CTS}}$ input pin controls the transmitter operation. The enable state is with $\overline{\text{CTS}}$ low. The transmitter is automatically disabled if $\overline{\text{CTS}}$ is high.

Data Terminal Ready (DTR)

This output pin indicates the status of the ACIA to the modem. A low on DTR indicates the ACIA is enabled, a high indicates it is disabled. The processor controls this pin via bit 0 of the Command Register.

Data Set Ready (DSR)

The DSR input pin indicates to the ACIA the status of the modem. A low indicates the "ready" state and a high, "not-ready."

Data Carrier Detect (DCD)

The \overline{DCD} input pin indicates to the ACIA the status of the carrier-detect output of the modem. A low indicates that the modem carrier signal is present and a high, that it is not.

FUNCTIONAL DESCRIPTION

A block diagram of the R65C51 ACIA is presented in Figure 3. A description of each functional element of the device follows.

DATA BUS BUFFERS

The Data Bus Buffer interfaces the system data lines to the internal data bus. The Data Bus Buffer is bi-directional. When the R/ \overline{W} line is low and the chip is selected, the Data Bus Buffer writes the data from the system data lines to the ACIA internal data bus. When the R/ \overline{W} line is high and the chip is selected, the Data Bus Buffer drives the data from the internal data bus to the system data bus.

INTERRUPT LOGIC

The Interrupt Logic will cause the $\overline{\text{IRQ}}$ line to the microprocessor to go low when conditions are met that require the attention of the microprocessor. The conditions which can cause an interrupt will set bit 7 and the appropriate bit of bits 3 through 6 in the Status Register, if enabled. Bits 5 and 6 correspond to the Data Carrier Detect ($\overline{\text{DCD}}$) logic and the Data Set Ready ($\overline{\text{DSR}}$) logic. Bits 3 and 4 correspond to the Receive Data Register full and the Transmitter Data Register empty conditions. These conditions can cause an interrupt request if enabled by the Command Register.

I/O CONTROL

The I/O Control Logic controls the selection of internal registers for a data transfer on the internal data bus and the direction of the transfer to or from the register.

The registers are selected by the Register Select (RS1, RS0) and Read/Write (R/W) lines as shown in Table 1.

TIMING AND CONTROL

The Timing and Control logic controls the timing of data transfers on the internal data bus, the registers, the Data Bus Buffer, the microprocessor data bus, and the hardware reset.

Timing is controlled by the system \emptyset 2 clock input. The chip will perform data transfers to or from the microcomputer data bus during the \emptyset 2 high period when selected.

All registers will be initialized by the Timing and Control Logic when the Reset (RES) line goes low. See the individual register description for the state of the registers following a hardware reset.

TRANSMITTER AND RECEIVER DATA REGISTERS

These registers are used as temporary data storage for the ACIA Transmit and Receive circuits. Both the Transmitter and Receiver are selected by a Register Select 0 (RS0) and Register Select 1 (RS1) low condition. The Read/Write (R/W) line determines which actually uses the internal data bus; the Transmitter Data Register is write only and the Receiver Data Register is read only.

Bit 0 is the first bit to be transmitted from the Transmitter Data Register (least significant bit first). The higher order bits follow in order. Unused bits in this register are "don't care" bits.

The Receiver Data Register holds the first received data bit in bit 0 (least significant bit first). Unused high-order bits are "0". Parity bits are not contained in the Receiver Data Register. They are stripped off after being used for parity checking.




Figure 3. R65C51 ACIA Block Diagram

6

STATUS REGISTER

The Status Register indicates the state of interrupt conditions and other non-interrupt status information. The interrupt conditions are Data Set Ready and Data Carrier Detect transitions, Transmitter Data Register Empty and Receiver Data Register Full as reported in bits 6 through 3, respectively. If any of these bits are set, the Interrupt (IRQ) indicator (bit 7) is also set. Overrun, Framing Error, and Parity Error are also reported (bits 2 through 0, respectively).

	6	5	4	3	2	1	0
IRQ	DSR	DCD	TDRE	RDRF	OVRN	FE	PE

Bit 7 0 1	Interrupt (IRQ) No interrupt Interrupt has occurred
Bit 6 0 1	Data Set Ready (DSR) DSR low (ready) DSR high (not ready)
Bit 5 0 1	Data Carrier Detect (DCD) DCD low (detected) DCD high (not detected)
Bit 4 0 1	Transmitter Data Register Empty Not empty Empty
Bit 3 0 1	Receiver Data Register Full Not full Full
0	Not full
0 1 Bit 2 0	Not full Full Overrun* No overrun

^{*}No interrupt occurs for these conditions

Reset Initialization

	-	•		3	_	-	-	
0	_	_	1	0	0	0	0	Hardware reset Program reset
	_	=	_	=	0	_	-	Program reset

Parity Error (Bit 0), Framing Error (Bit 1), and Overrun (Bit 2)

None of these bits causes a processor interrupt to occur, but they are normally checked at the time the Receiver Data Register is read so that the validity of the data can be verified. These bits are self clearing (i.e., they are automatically cleared after a read of the Receiver Data Register.)

Receiver Data Register Full (Bit 3)

This bit goes to a 1 when the ACIA transfers data from the Receiver Shift Register to the Receiver Data Register, and goes to a 0 (is cleared) when the processor reads the Receiver Data Register.

Transmitter Data Register Empty (Bit 4)

This bit goes to a 1 when the ACIA transfers data from the Transmitter Data Register to the Transmitter Shift Register, and goes to a 0 (is cleared) when the processor writes new data onto the Transmitter Data Register.

NOTE: There is a delay of approximately % of a bit time after the TDR becomes empty/full before this flag is updated.

Data Carrier Detect (Bit 5) and Data Set Ready (Bit 6)

These bits reflect the levels of the \overline{DCD} and \overline{DSR} inputs to the ACIA. A 0 indicates a low level (true condition) and a 1 indicates a high level (false). Whenever either of these inputs change state, an immediate processor interrupt (IRQ) occurs, unless bit 1 of the Command Register (IRD) is set to a 1 to disable \overline{IRQ} . When the interrupt occurs, the status bits indicate the levels of the inputs immediately after the change of state occurred. Subsequent level changes will not affect the status bits until after the Status Register has been interrogated by the processor. At that time, another interrupt will immediately occur and the status bits will reflect the new state. These bits are not automatically cleared (or reset) by an internal operation.


Interrupt (Bit 7)

This bit goes to a 1 whenever an interrupt condition occurs and goes to a 0 (is cleared) when the Status Register is read.

Asynchronous Communications Interface Adapter (ACIA)

CONTROL REGISTER

The Control Register selects the desired baud rate, frequency source, word length, and the number of stop bits.



Stop Bit Number (SBN)
1 Stop bit
2 Stop bits
11/2 Stop bits
For WL = 5 and no parity
1 Stop bit
For WL = 8 and parity

Bite	6-5	Word Length (WL)
6	5	No. Bits
0	0	8
0	1	7
1	0	6
1	1	5

Bit 4	Receiver Clock Source (RCS)
0	External receiver clock
1	Raud rate

Bits	3-0	S	elect	ted	Baud	Rate	(SBR)
3	2	1	0	Ва	ud		

<u>~</u>	=	<u> </u>	<u> </u>	
0	0	0	0	TxC rate ÷ 16*
0	0	0	1	50
0	0	1	0	75
0	0	1	1	109.92
0	1	0	0	134.58
0	1	0	1	150
0	1	1	0	300
0	1	1	1	600
1	0	0	0	1200
1	0	0	1	1800
1	0	1	0	2400
1	0	1	1	3600
1	1	0	0	4800
1	1	0	1	7200
1	1	1	0	9600
1	1	1	1	19,200

^{*}XTLI is the input for the External Transmitter Clock (TxC)

Reset Initialization

						1_		
0	0	0	0	0	0	0	0	Hardware reset (RES) Program reset
_	_	_	_	_	П	_	_	Program reset

Selected Baud Rate (Bits 0, 1, 2, 3)

These bits select the Transmitter baud rate, which can be at $\frac{1}{100}$ an external transmitter clock rate or one of 15 other rates controlled by the internal baud rate generator.

If the Receiver clock uses the same baud rate as the transmitter (bit 4 = 1), then RxC becomes an output (at 16x the baud rate) and can be used to slave other circuits to the ACIA. Figure 4 shows the Transmitter and Receiver layout.




Figure 4. Transmitter/Receiver Clock Circuits

Receiver Clock Source (Bit 4)

This bit controls the clock source to the Receiver. A 0 causes the Receiver to operate at a baud rate of %, the external receiver clock on pin RxC. A 1 causes the Receiver to operate at the same baud rate as is selected for the transmitter.

Word Length (Bits 5, 6)

These bits determine the word length to be used (5, 6, 7 or 8 bits).

Stop Bit Number (Bit 7)

This bit determines the number of stop bits used. A 0 always indicates one stop bit. A 1 indicates 1½ stop bits if the word length is 5 with no parity selected, 1 stop bit if the word length is 8 with parity selected, and 2 stop bits in all other configurations.

Bits 7-6

ĥ

COMMAND REGISTER

The Command Register controls specific modes and functions.

7	6	5	4	3	2	1	0
PMC		PME			O.		DTR
PNC1	PNCO	PWE	HEN	TIC1	TICO	K	חוט

Parity Mode Control (PMC)

$\frac{7}{0}$	<u>6</u> .								
0	0 `	Odd parity transmitted/received							
0	1	Even parity transmitted/received							
1	0	Mark parity bit transmitted							
		Parity check disabled							
1	1	Space parity bit transmitted							
		Parity check disabled							
Bit 5		Parity Mode Enabled (PME)							
(0	Parity mode disabled							
		No parity bit generated							
		Parity check disabled							
	1	Parity mode enabled							
В	t 4	Receiver Echo Mode (REM)							
(0	Receiver normal mode							
	1	Receiver echo mode							
		Bits 2 and 3 must also be zero for receiver echo							

Bits 3-2	Transmitter Interrupt Control (TIC)
3 2	
0 0	RTS = High, transmitter disabled*

mode. RTS will be low.

0 1 RTS = Low, transmit interrupt enabled 1 0 RTS = Low, transmit interrupt disabled 1 1 RTS = Low, transmit interrupt disabled,

Bit 1 Receiver Interrupt Request Disabled (IRD)

transmit break on TxD**

0 IRQ enabled (receiver)
1 IRQ disabled (receiver)

Bit 0 Data Terminal Ready (DTR)
0 Data terminal not ready (DTR high)*
1 Data terminal ready (DTR low)

NOTE

*The transmitter is disabled immediately. The receiver is disabled but will first complete receiving a byte in process of being received.

**A "BREAK" is transmitted only after the end of a character stream. If the Transmitter Data Register contains a character, the "BREAK" is not transmitted.

Data Terminal Ready (Bit 0)

This bit enables all selected interrupts and controls the state of the Data Terminal Ready (\overline{DTR}) line. A 0 indicates the microcomputer system is not ready by setting the \overline{DTR} line high. A 1 indicates the microcomputer system is ready by setting the \overline{DTR} line low. \overline{DTR} also enables and disables the transmitter and receiver.

Receiver Interrupt Control (Bit 1)

This bit disables the Receiver \overline{DCD} and \overline{DSR} from generating an interrupt when set to a 1. The Receiver \overline{DCD} and \overline{DSR} interrupts are enabled when this bit is set to a 0 and Bit 0 is set to a 1.

Transmitter Interrupt Control (Bits 2, 3)

These bits control the state of the Ready to Send (RTS) line and the Transmitter interrupt.

Receiver Echo Mode (Bit 4)

A 1 enables the Receiver Echo Mode and a 0 disables the Receiver Echo Mode. When bit 4 is a 1 bits 2 and 3 must be 0. In the Receiver Echo Mode, the Transmitter returns each transmission received by the Receiver delayed by one-half bit time.

Parity Mode Enable (Bit 5)

This bit enables parity bit generation and checking. A 0 disables parity bit generation by the Transmitter and parity bit checking by the Receiver. A 1 bit enables generation and checking of parity bits.

Parity Mode Control (Bits 6, 7)

These bits determine the type of parity generated by the Transmitter, (even, odd, mark or space) and the type of parity check done by the Receiver (even, odd, or no check).

Reset Initialization

7 6 5 4 3 2 1 0 0 0 0 0 0 0 0 0 0 0 | Hardware reset (RES)

Asynchronous Communications Interface Adapter (ACIA)

STATUS REGISTER OPERATION

Because of the special functions of the various status bits, there is a suggested sequence for checking them. When an interrupt occurs, the ACIA should be interrogated, as follows:

1. Read Status Register

This operation automatically clears Bit 7 (IRQ). Subsequent transitions on DSR and DCD will cause another interrupt.

- 2. Check IRQ (Bit 7) in the data read from the Status Register

 If not set, the interrupt source is not the ACIA.
- 3. Check DCD and DSR

These must be compared to their previous levels, which must have been saved by the processor. If they are both 0 (modem "on-line") and they are unchanged, then the remaining bits must be checked.

4. Check RDRF (Bit 3)

Check for Receiver Data Register Full.

- Check Parity, Overrun, and Framing Error (Bits 0-2) if the Receiver Data Register is full.
- 6. Check TDRE (Bit 4)

Check for Transmitter Data Register Empty.

PROGRAM RESET OPERATION

A program Reset occurs when the processor performs a write operation to the ACIA with RS0 low and RS1 high. The program

Reset operates somewhat differently from the hardware Reset (RES pin) and is described as follows:

- Internal registers are not completely cleared. Check register formats for the effect of a program Reset on internal registers.
- 2. The DTR line goes high immediately.
- Receiver and transmitter interrupts are disabled immediately.
 If IRQ is low when the reset occurs, it stays low until serviced,
 unless interrupt was caused by DCD or DSR transition.
- DCD and DSR interrupts are disabled immediately. If IRQ is low and was caused by DCD or DSR, then it goes high, also DCD and DSR status bits subsequently will follow the input lines, although no interrupt will occur.
- 5. Overrun cleared, if set.

TRANSMITTER AND RECEIVER OPERATION

Continuous Data Transmit

In the normal operating mode, the interrupt request output $(\overline{\text{IRO}})$ signals when the ACIA is ready to accept the next data word to be transmitted. This interrupt occurs at the beginning of the Start Bit. When the processor reads the Status Register of the ACIA, the interrupt is cleared.

The processor must then identify that the Transmit Data Register is ready to be loaded and must then load it with the next data word. This must occur before the end of the Stop Bit, otherwise a continuous "MARK" will be transmitted. Figure 5 shows the continuous Data Transmit timing relationship.




Figure 5. Continuous Data Transmit

Continuous Data Receive

Similar to the Continuous Data Transmit case, the normal operation of this mode is to assert $\overline{\text{IRQ}}$ when the ACIA has received a full data word. This occurs at about $^9/_{16}$ point through the Stop Bit. The processor must read the Status Register and

read the data word before the next interrupt, otherwise the Overrun condition occurs. Figure 6 shows the continuous Data Receive Timing Relationship.




Figure 6. Continuous Data Receive

Transmit Data Register Not Loaded by Processor

If the processor is unable to load the Transmit Data Register in the allocated time, then the TxD line goes to the "MARK" condition until the data is loaded. IRQ interrupts continue to occur at the same rate as previously, except no data is transmitted.

When the processor finally loads new data, a Start Bit immediately occurs, the data word transmission is started, and another interrupt is initiated, signaling for the next data word. Figure 7 shows the timing relationship for this mode of operation.




Figure 7. Transmit Data Register Not Loaded by Processor

Effect of CTS on Transmitter

CTS is the Clear-to-Send signal generated by the modem. It is normally low (true state) but may go high in the event of some modem problems. When this occurs, the TxD line goes to the "MARK" condition after the entire last character (including parity and stop bit) has been transmitted, unless CTS goes high during the start

bit. Then TxD goes immediately to a "MARK" condition. Bit 4 in the Status Register indicates that the Transmitter Data Register is not empty and $\overline{\text{IRQ}}$ is not asserted. $\overline{\text{CTS}}$ is a transmit control line only, and has no effect on the ACIA Receiver Operation. Figure 8 shows the timing relationship for this mode of operation.




Figure 8. Effect of CTS on Transmitter

Effect of Overrun on Receiver

If the processor does not read the Receiver Data Register in the allocated time, when the next interrupt occurs, the new data word is not transferred to the Receiver Data Register, but the Overrun

status bit is set. Thus, the Data Register will contain the last valid data word received and all following data is lost. Figure 9 shows the timing relationship for this mode.




Figure 9. Effect of Overrun on Receiver

6-194

Echo Mode Timing

In Echo Mode, the TxD line re-transmits the data on the RxD line, delayed by $\frac{1}{2}$ of the bit time, as shown in Figure 10.




Figure 10. Echo Mode Timing

Effect of CTS on Echo Mode Operation

In Echo Mode, the Receiver operation is unaffected by $\overline{\text{CTS}}$, however, the Transmitter is affected when $\overline{\text{CTS}}$ goes high, i.e., the TxD line immediately goes to a continuous "MARK" condition. In this case, however, the Status Request indicates that

the Receiver Data Register is full in response to an $\overline{\text{IRQ}}$, so the processor has no way of knowing that the Transmitter has ceased to echo. See Figure 11 for the timing relationship of this mode.




Figure 11. Effect of CTS on Echo Mode

Overrun in Echo Mode

If Overrun occurs in Echo Mode, the Receiver is affected the same way as a normal overrun in Receive Mode. For the retransmitted data, when overrun occurs, the TxD line goes to the "MARK" condition until the first Start Bit after the Receiver Data Register is read by the processor. Figure 12 shows the timing relationship for this mode.




Figure 12. Overrun in Echo Mode

Framing Error

Framing Error is caused by the absence of Stop Bit(s) on received data. A Framing Error is indicated by the setting of bit 1 in the Status Register at the same time the Receiver Data Register Full bit is set, also in the Status Register. In response to IRQ, generated by RDRF, the Status Register can also be

checked for the Framing Error. Subsequent data words are tested for Framing Error separately, so the status bit will always reflect the last data word received. See Figure 13 for Framing Error timing relationship.




Figure 13. Framing Error

Effect of DCD on Receiver

DCD is a modern output indicating the status of the carrier-frequency-detection circuit of the modern. This line goes high for a loss of carrier. Normally, when this occurs, the modern will stop transmitting data some time later. The ACIA asserts $\overline{\text{IRQ}}$ whenever $\overline{\text{DCD}}$ changes state and indicates this condition via bit 5 in the Status Register.

Once such a change of state occurs, subsequent transitions will not cause interrupts or changes in the Status Register until the first interrupt is serviced. When the DCD input is high, the receiver is disabled (see Figure 14).




Figure 14. Effect of DCD on Receiver

Timing with 11/2 Stop Bits

It is possible to select 1½ Stop Bits, but this occurs only for 5-bit data words with no parity bit. In this case, the $\overline{\text{IRQ}}$ asserted for Receiver Data Register Full occurs halfway through the

trailing half-Stop Bit. Figure 15 shows the timing relationship for this mode.




Figure 15. Timing with 11/2 Stop Bits

6-197

Transmit Continuous "BREAK"

This mode is selected via the ACIA Command Register and causes the Transmitter to send continuous "BREAK" characters, beginning with the next character transmitted. At least one full "BREAK" character will be transmitted, even if the processor quickly re-programs the Command Register transmit mode. Later, when the Command Register is programmed back to normal transmit mode, an immediate Stop Bit will be generated and transmission will resume. Figure 16 shows the timing relationship for this mode.

NOTE

If, while operating in the Transmit Continuous "BREAK" mode, the CTS should go to a high, the TxD will be overridden by the CTS and will go to continuous "MARK" at the beginning of the next character transmitted after the CTS goes high.




Figure 16. Transmit Continuous "BREAK"

Receive Continuous "BREAK"

In the event the modem transmits continuous "BREAK" characters, the ACIA will terminate receiving. Reception will resume only after a Stop Bit is encountered by the ACIA. Figure 17

shows the timing relationship for continuous "BREAK" characters.




Figure 17. Receive Continuous "BREAK"

CRYSTAL/CLOCK CONSIDERATIONS

CLOCK OSCILLATOR

The on-chip oscillator is designed for a parallel resonant crystal connected between XTLI and XTLO pins. The equivalent oscillator circuit is shown in Figure 18.




Figure 18. Internal Clock

A parallel resonant crystal is specified by its load capacitance and series resonant resistance. For proper oscillator operation, the load capacitance (C_L), series resistance (R_s) and the crystal resonant frequency (F) must meet the following two relations:

$$(C + 2) = 2C_1$$
 or $C = 2C_1 - 2$

$$R_s \leq R_{smax} = \frac{2 \times 10^6}{(FC_1)^2}$$

where: F is in MHz; C and CL are in pF; R is in ohms.

To select a parallel resonant crystal for the oscillator, first select the load capacitance from a crystal manufacturer's catalog. Next, calculate R_{smax} based on F and C_{L} . The selected crystal must have a R_{a} less than the R_{smax} .

For example, if $C_L \approx 13~\text{pF}$ for a 1.8432 MHz parallel resonant crystal, then

$$C = (2 \times 13) - 2 = 18 pF$$

The series resistance of the crystal must be less than

$$R_{smax} = \frac{2 \times 10^6}{(1.8432 \times 13)^2} \cong 3.3 \text{K ohms}$$

EXTERNAL CLOCK MODES

The XTLI input may be used as an external clock input (Figure 19). For this implementation, a times 16 clock is input on XTLI and XTLO is left open.




Figure 19. External Clock

GENERATION OF NON-STANDARD BAUD RATES

Divisors

The internal counter/divider circuit generates appropriate divisors to produce standard baud rates when a 1.8432 MHz crystal is connected between XTLI and XTLO. Control Register bits 0–3 select the divisor for a particular baud rate as shown in Table 2.

Generating Non-Standard Baud Rates

By using a different crystal, non-standard baud rates may be generated. These can be determined by:

Baud Rate = Crystal Frequency
Divisor

Furthermore, it is possible to drive the ACIA with an off-chip oscillator to achieve other baud rates. In this case, XTALI (pin 6) must be the clock input and XTALO (pin 7) must be a no-connect.

Table 2. Divisor Selection

Control Register Bits		Register For The			Baud Rate Generated With 1.8432 MHz Crystal	Baud Rate Generated With a Crystal of Frequency (F)		
3	2 1 0							
0	0	0	0	16	External Transmitter Clock Rate ÷ 16	External Transmitter Clock Rate ÷ 16		
0	0	0	1	36,864	$\frac{1.8432 \times 10^6}{36.864} = 50$	F 		
0	0	1	0	24,576	$\frac{1.8432 \times 10^6}{24,576} = 75$	F 24,576		
0	0	1	1	16,769	$\frac{1.8432 \times 10^6}{16.769} = 109.92$	F 16,769		
0	1	0	0	13,704	$\frac{1.8432 \times 10^6}{13.704} = 134.51$	F 13,704		
0	1	0	1	12,288	$\frac{1.8432 \times 10^6}{12,288} = 150$	F 12,288		
0	1	1	0	6,144	$\frac{1.8432 \times 10^6}{6,144} = 300$	F 6,144		
0	1	1	1	3,072	$\frac{1.8432 \times 10^6}{3,072} = 600$	F 3,072		
1	0	0	0	1,536	$\frac{1.8432 \times 10^6}{1,536} = 1,200$			
1	0	0	1	1,024	$\frac{1.8432 \times 10^6}{1,024} = 1,800$	F		
1	0	1	0	768	$\frac{1.8432 \times 10^6}{768} = 2,400$	F 		
1	0	1	1	512	$\frac{1.8432 \times 10^6}{512} = 3,600$	F 512		
1	1	0	0	384	$\frac{1.8432 \times 10^6}{384} = 4,800$	F 		
1	1	0	1	256	$\frac{1.8432 \times 10^6}{256} = 7,200$	F 		
1	1	1	0	192	$\frac{1.8432 \times 10^6}{192} = 9,600$	F		
1	1	1	1	96	1.8432 × 10 ⁶ 96 = 19,200	F		

DIAGNOSTIC LOOP-BACK OPERATING MODES

It may be desirable to include in the system a facility for local loop-back testing.

In local loop-back testing, the Modem and Data Link must be effectively disconnected and the ACIA transmitter connected back to its own receiver, so that the processor can perform diagnostic checks on the system, excluding the actual data channel.

The ACIA does not contain automatic loop-back operating modes, but they may be implemented with the addition of a small amount of external circuitry. Figure 20 indicates the necessary logic to be used with the ACIA. The LLB line is the positive-true signal to enable local loop-back operation. Essentially, LLB = high does the following:

- 1. Disables outputs TxD, DTR, and RTS (to Modem).
- 2. Disables inputs RxD, DCD, CTS, DSR (from Modem).
- Connects transmitter outputs to respective received inputs (i.e., TxD to RxD, DTR to DCD, ATS to CTS).

LLB may be tied to a peripheral control pin (from an R65C21 or R65C24, for example) to provide processor control of local loop-back operation. In this way, the processor can easily perform local loop-back diagnostic testing.

MISCELLANEOUS

- 1. If Echo Mode is selected, RTS goes low.
- 2. If Bit 0 of Command Register (DTR) is 0 (disabled), then:
 - a) All interrupts are disabled, including those caused by DCD and DSR transitions.
 - b) Transmitter is disabled immediately.
 - c) Receiver is disabled, but a character currently being received will be completed first.
- Odd parity occurs when the sum of all the 1 bits in the data word (including the parity bit) is odd.
- In the receive mode, the received parity bit does not go into the Receiver Data Register, but generates parity error or no parity error for the Status Register.
- Transmitter and Receiver may be in full operation simultaneously. This is "full-duplex" mode.




Figure 20. Loop-Back Circuit Schematic

6-201

- 6. If the RxD line inadvertently goes low and then high right after a Stop Bit, the ACIA does not interpret this as a Start Bit, but samples the line again halfway into the bit time to determine if it is a true Start Bit or a false one. For false Start Bit detection, the ACIA does not begin to receive data, instead, only a true Start Bit initiates receiver operation.
- 7. DCD and DSR transitions, although causing immediate processor interrupts, have no affect on transmitter operation. Data will continue to be sent, unless the processor forces the transmitter to turn off. Since these are high-impedance inputs, they must not be permitted to float (un-connected). If unused, they must be tied to GND.
- If TDRE is checked by polling (rather than by interrupt), a period of at least 1/16 Baud clock should be allowed after loading Tx Data Buffer to ensure that TDRE is valid.

READ TIMING DIAGRAM

Timing diagrams for transmit with external clock, receive with external clock, and IRQ generation are shown in Figures 21, 22 and 23, respectively. The corresponding timing characteristics are listed in Table 3.

Table 3. Transmit/Receive Characteristics

	No. 10 Co.						
		11	MHz	2 MHz			
Characteristic	Symbol	Min	Max	Min	Max	Unit	
Transmit/Receive Clock Rate	tocy	400*	_	400°	_	ns	
Transmit/Receive Clock High Time	t _{CH}	175	_	175	_	ns	
Transmit/Receive Clock Low Time	t _{CL}	175	_	175	_	ns	
XTLI to TxD Propagation Delay	t _{DD}	-	500	1	500	ns	
RTS, DTR Propagation Delay	t _{DLY}	_	500		500	ns	
IRQ Propagation Delay (Clear)	t _{IRQ}	-	500	_	500	ns	

Notes:

 $(t_{R}, t_{F} = 10 \text{ to } 30 \text{ ns})$

*The baud rate with external clocking is: Baud Rate = $\frac{1}{16 \times t_{CCY}}$




Figure 21. Transmit Timing with External Clock




Figure 22. Receive External Clock Timing




Figure 23. Interrupt and Output Timing


SWITCHING CHARACTERISTICS

(V_{CC} = 5.0 Vdc ±5%, V_{SS} = 0, T_A = T_L to T_H , unless otherwise noted)


	1		MHz	2 MHz		
Parameter	Symbol	Min	Max	Min	Max	Unit
Ø2 Cycle Time	t _{CYC}	1000	_	500	_	ns
Ø2 Pulse Width	tc	400	<u> </u>	200	_	ns
Address Set-Up Time	t _{ACW} , t _{ACR}	120	_	60	_	ns
Address Hold Time	t _{CAH} , t _{CAR}	0	_	0	_	ns
R/W Set-Up Time	twcw, twcn	120		60		ns
R/W Hold Time	t _{CWH}	0	_	0	_	ns
Data Bus Set-Up Time	tocw	150	_	60	-	ns
Data Bus Hold Time	t _{HW}	20	_	10	_	ns
Read Access Time (Valid Data)	t _{CDR}		200		170	ns
Read Hold Time	t _{HR}	20	_	10	_	ns
Bus Active Time (Invalid Data)	t _{CDA}	40	_	20	_	ns

Notes:

- 1. $t_{\rm p}$ and $t_{\rm F}$ = 10 to 30 ns. 2. Timing measurements are referenced to/from a low of 0.8 volts and a high of 2.0 volts.



Write Timing Diagram



Read Timing Diagram

6-203

R65C51

Asynchronous Communications Interface Adapter (ACIA)

ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Value	Unit Vdc	
Supply Voltage	V _{cc}	-0.3 to +7.0		
Input Voltage	VIN	-0.3 to V _{CC} +0.3	Vdc	
Output Voltage	V _{OUT}	-0.3 to V _{CC} +0.3	Vdc	
Operating Temperature Commercial	TA	0 to +70	°C	
Storage Temperature	T _{STG}	-55 to +150	°C	

*NOTE: Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in other sections of this document is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING CONDITIONS

Parameter	Symbol	Value
Supply Voltage	V _{cc}	5Vdc ±5%
Temperature Range Commercial	TA	T _L to T _H 0° to 70°C

ELECTRICAL CHARACTERISTICS

(V_{CC} = 5.0 Vdc ±5%, V_{SS} = 0, T_A = T_L to T_H , unless otherwise noted)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input High Voltage Except XTLI XTLI	V _{IH}	2.0 2.8		V _{cc} V _{cc}	٧	
Input Low Voltage Except XTLI XTLI	V _{IL}	-0.3 -0.3	_	+ 0.8 + 0.4	>	
Input Leakage Current: #2, R/W, RES, CS0, CS1, RS0, RS1, CTS, RxD, DCD, DSR	I _{tN}	_	±1	±2.5	μΑ	$V_{IN} = 0V \text{ to } V_{CC}$ $V_{CC} = 5.25V$
Input Leakage Current (Three State Off) D0-D7	I _{TSI}	_	±2	±10	μА	V _{IN} = 0.4V to 2.4V V _{CC} = 5.25V
Output High Voltage: DD-D7, TxD, RxC, RTS, DTR	V _{OH}	2.4	_	_	٧	$V_{CC} = 4.75V$ $I_{LOAD} = -100 \mu A$
Output Low Voltage: DO-D7, TxD, RxC, RTS, DTR, IRQ	V _{OL}			0.4	٧	V _{CC} = 4.75V I _{LOAD} = 1.6 mA
Output High Current (Sourcing): D0-D7, TxD, RxC, RTS, DTR	Іон	- 100	- 400		μΑ	V _{OH} = 2.4V
Output Low Current (Sinking): D0-D7, TxD, RxC, RTS, DTR, IRQ	loL	1.6	-	_	mA	V _{OL} ≈ 0.4V
Output Leakage Current (off state): IRQ	I _{OFF}	_	_	10	μA	V _{OUT} = 5.0V
Power Dissipation	Po	_	7	10	mW/MHz	
Input Capacitance Ø2 All except Ø2	C _{CLK} C _{IN}	_	_	20 10	pF pF	V _{CC} = 5.0V V _{IN} = 0V f = 2 MHz T _A = 25°C
Output Capacitance	C _{OUT}		_	10	pF	

Notes:

- 1. All units are direct current (dc) except for capacitance.
- 2. Negative sign indicates outward current flow, positive indicates inward flow.
- 3. Typical values are shown for V_{CC} = 5.0V and TA = 25°C.

est est variable

