

R8C/11 Group Hardware Manual

RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER
M16C FAMILY/R8C/Tiny SERIES

Preliminary

Before using this material, please visit our website to confirm that this is the most current document available.

Rev. 0.91

Revision date: Sep 08, 2003

Keep safety first in your circuit designs!

Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).


- When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
 - Any diversion or reexport contrary to the export control laws and regulations of Japan and/ or the country of destination is prohibited.
- Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

How to Use This Manual

This hardware manual provides detailed information on features in the R8C/11 Group microcomputer.

Users are expected to have basic knowledge of electric circuits, logical circuits and micro-computer.

Each register diagram contains bit functions with the following symbols and descriptions.



*1

Blank: Set to "0" or "1" according to your intended use

0: Set to "0"

1: Set to "1"

X: Nothing is assigned

*2

RW: Read and write

RO: Read only

WO: Write onlyNothing is assigned

*3

Terms to use here are explained as follows.

Nothing is assigned

Nothing is assigned to the bit concerned. When write, set to "0" for new function in future plan.

• Reserved bit

Reserved bit. Set the specified value.

· Avoid this setting

The operation at having selected is not guaranteed.

• Function varies depending on each operation mode

Bit function varies depending on peripheral function mode.

Refer to register diagrams in each mode.

M16C Family Documents

Document	Contents
Short Sheet	Hardware overview
Data Sheet	Hardware overview and electrical characteristics
Hardware Manual	Hardware specifications (pin assignments, memory maps, specifications of peripheral functions, electrical characteristics, timing charts)
Software Manual	Detailed description about instructions and microcomputer performance by each instruction
Application Note	Application examples of peripheral functions Sample programs Introductory description about basic functions in M16C family Programming method with the assembly and C languages

Table of Contents

SFR Page Reference

Chapter 1. Overview	1
1.1 Applications	1
1.2 Performance Outline	
1.3 Block Diagram	
1.4 Product Information	
1.5 Pin Assignments	
1.6 Pin Description	
Chapter 2. Central Processing Unit (CPU)	
2.1 Data Registers (R0, R1, R2 and R3)	7
2.2 Address Registers (A0 and A1)	
2.3 Frame Base Register (FB)	8
2.4 Interrupt Table Register (INTB)	8
2.5 Program Counter (PC)	
2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)	8
2.7 Static Base Register (SB)	8
2.8 Flag Register (FLG)	8
2.8.1 Carry Flag (C Flag)	8
2.8.2 Debug Flag (D Flag)	8
2.8.3 Zero Flag (Z Flag)	8
2.8.4 Sign Flag (S Flag)	8
2.8.5 Register Bank Select Flag (B Flag)	8
2.8.6 Overflow Flag (O Flag)	8
2.8.7 Interrupt Enable Flag (I Flag)	8
2.8.8 Stack Pointer Select Flag (U Flag)	8
2.8.9 Processor Interrupt Priority Level (IPL)	8
2.8.10 Reserved Area	8
Chapter 3. Memory	9
Chapter 4. Special Function Registers (SFR)	10
Chapter 5. Reset	14
5.1 Hardware Reset	14
5.1.1 Hardware Reset 1	
5.1.2 Hardware Reset 2	
5.1.3 Power-on Reset Function	
5.2 Software Reset	
5.3 Watchdog Timer Reset	

5.4 Voltage Detection Circuit	20
5.4.1 Voltage Detection Interrupt	25
5.4.2 Get Out Of Stop Mode Due To The Voltage Detection Interrupt	27
Chapter 6. Clock Generating Circuit	28
6.1 Main Clock	33
6.2 Ring Oscillator Clock	34
6.2.1 Low-speed Ring Oscillator	34
6.2.2 High-speed Ring Oscillator	34
6.3 CPU Clock and Peripheral Function Clock	35
6.3.1 CPU Clock	
6.3.2 Peripheral Function Clock (f1, f2, f8, f32, fAD, f1SIO, f8SIO, f32SIO, fRING, fRING128)	
6.3.3 fRING and fRING128	
6.3.4 fRING-fast	
6.4 Power Control	
6.4.1 Normal Operation Mode	
6.4.2 Wait Mode	
6.5 Oscillation Stop Detection Function	
6.5.1 How to Use Oscillation Stop Detection Function	
·	
Chapter 7. Protection	
Chapter 8. Processor Mode	45
8.1 Types of Processor Mode	45
Chapter 9. Bus Control	46
Chapter 10. Interrupt	47
10.1 Interrupt Overview	47
10.1.1 Type of Interrupts	
10.1.2 Software Interrupts	
10.1.3 Hardware Interrupts	49
10.1.4 Interrupts and Interrupt Vector	50
10.1.5 Interrupt Control	
10.2 INT Interrupt	
10.2.1 INTO Interrupt	
10.2.2 INTO Input Filter	
10.2.3 INT1 Interrupt and INT2 Interrupt	
10.2.4 INT3 Interrupt	
10.3 Key Input Interrupt	
10.4 Address Match Interrupt	
Chapter 11. Watchdog Timer	68
Chapter 12. Timers	70
12 1 Timer X	71

12.1.1 Timer Mode	73
12.1.2 Pulse Output Mode	74
12.1.3 Event Counter Mode	_
12.1.4 Pulse Width Measurement Mode	
12.1.5 Pulse Period Measurement Mode	
12.2 Timer Y	80
12.2.1 Timer Mode	
12.2.2 Programmable Waveform Generation Mode	
12.3 Timer Z	
12.3.1Timer Mode	
12.3.2 Programmable Waveform Generation Mode	
12.3.3 Programmable One-shot Generation Mode	
12.3.4 Programmable Wait One-shot Generation Mode	
12.4 Timer C	
12.4.1 Input Capture Mode	
12.4.2 Output Compare Mode	
Chapter 13. Serial I/O	109
13.1 Clock Synchronous Serial I/O Mode	114
13.1.1 Polarity Select Function	
13.1.2 LSB First/MSB First Select Function	117
13.1.3 Continuous Receive Mode	118
13.2 Clock Asynchronous Serial I/O (UART) Mode	119
13.2.1 TxD10/RxD1 Select Function (UART1)	
13.2.2 TxD11 Select Function (UART1)	122
Chapter 14. A-D Converter	123
14.1 One-shot Mode	127
14.2 Repeat Mode	129
14.3 Sample and Hold	
Chapter 15. Programmable I/O Ports	
15.1 Description	
15.2 Unassigned Pin Handling	140
Chapter 16. Electrical Characteristics	141
Chapter 17. Flash Memory Version	148
17.1 Overview	148
17.2 Memory Map	
17.3 Functions To Prevent Flash Memory from Rewriting	
17.3.1 ID Code Check Function	
17.4 CPU Rewrite Mode	
17.4.1 EW0 Mode	
17.4.2 FW1 Mode	

17.4.3 Software Commands	158
17.4.4 Status Register	162
17.4.5 Full Status Check	163
17.5 Standard Serial I/O Mode	165
17.5.1 ID Code Check Function	165
Chapter 18. On-chip Debugger	169
18.1 Address Match Interrupt	
18.2 Single Step Interrupt	169
18.3 UART1	169
18.4 BRK Instruction	169
Chapter 19. Usage Notes	170
19.1 Stop Mode and Wait Mode	
19.2 Interrupts	170
19.2.1 Reading Address 0000016	170
19.2.2 SP Setting	
19.2.3 External Interrupt and Key Input Interrupt	
19.2.4 Watchdog Timer Interrupt	
19.2.5 Changing Interrupt Source	
19.3 Timers	
19.3.1 Timers X, Y and Z	
19.3.1 Timers X, 1 and 2	
19.3.3 Timer Z	
19.3.4 Timer C	
19.4 Serial I/O	174
19.5 A-D Converter	175
19.6 Flash Memory Version	
19.6.1 CPU Rewrite Mode	
19.7 Noise	
Chapter 20. Usage Notes for On-chip Debugger.	179
Appendix 1 Package Dimensions	180
Appendix 2 Connecting Examples for Serial Writ	
On-chip Debugging Emulator	
Register Index	183

R8C/11 Group Usage Note Reference Book

For the most current Usage Note Reference Book, please visit our website.

SFR Page Reference

		I	I_
Address	Register	Symbol	Page
000016			
000116			
000216			
000316			
000416	Processor mode register 0	PM0	45
000516	Processor mode register 1	PM1	45
000616	System clock control register 0	CM0	30
000716	System clock control register 1	CM1	30
000816	High-speed ring control register 0	HR0	32
000916	Address match interrupt enable register	AIER	67
000A16	Protect register	PRCR	44
000B16	High-speed ring control register 1	HR1	32
000C16	Oscillation stop detection register	OCD	31
000D16	Watchdog timer reset register	WDTR	69
000E16	Watchdog timer start register	WDTS	69
000F16	Watchdog timer control register	WDC	69
001016	Address match interrupt register 0	RMAD0	67
001116			
001216			
001316			
001416	Address match interrupt register 1	RMAD1	67
001516			
001616			
001716			
001816			
001916	Voltage detection register 1	VCR1	21
001A ₁₆	Voltage detection register 2	VCR2	21
001B ₁₆			
001C ₁₆			
001D ₁₆			
001E ₁₆	INT0 input filter select register	INT0F	60
001F ₁₆	Voltage detection interrupt register	D4INT	22
002016			
002116			
002216			
002316			
002416			
002516			
002616			
002716			
002816			
002916			
002A16			
002B16			
002C16			
002D16			
002E16			
002F16			
003016			
003116			
003216			
003316			
003416			
003516			
003616			
003716			
003816			
003916			
003A16			
003B ₁₆			
003C16			
003D16			
003E16			
003F16			

	Dogistor	Cumbal	Dogo
Address	Register	Symbol	Page
004016			
004116			
004216			
004316			
004416			
004516			
004616			
004716			
004816			
004916			
004A16			
004B ₁₆			
004C16		I/I IDIO	
004D16	Key input interrupt control register	KUPIC	53
004E16	A-D conversion interrupt control register	ADIC	53
004F16			
005016	Compare 2 interrupt control register	CMP2IC	53
005116	UART0 transmit interrupt control register	S0TIC	53
005216	UART0 receive interrupt control register	SORIC	_53
005316	UART1 transmit interrupt control register	S1TIC	53
005416	UART1 receive interrupt control register	S1RIC	53
005516	INT2 interrupt control register	INT2IC	53
005616	Timer X interrupt control register	TXIC	53
005716	Timer Y interrupt control register	TYIC	53
005816	Timer Z interrupt control register	TZIC	53
005916	INT1 interrupt control register	INT1IC	53
005A ₁₆	INT3 interrupt control register	INT3IC	_53
005B ₁₆	Timer C interrupt control register	TCIC	53
005C ₁₆	Compare 1 interrupt control register	CMP1IC	53
005D16	INT0 interrupt control register	INT0IC	53
005E ₁₆			
005F ₁₆			
006016			
006116			
006216			
006316			
006416			
006516			
006616			
006716			
006816			
006916			
006A16			
006B16			
006C16			
006D16			
006E16			
006F16			
007016			
007116			
007216			
007316			
007416			
007516			
007616			
007716			
007816			
007916			
0079 ₁₆			
007A16			
007A ₁₆			
007A ₁₆ 007B ₁₆ 007C ₁₆			

Blank columns are all reserved space. No use is allowed.

SFR Page Reference

Address	Pogistor	Symbol	Page
	Register	_	
008016	Timer Y, Z mode register Prescaler Y	TYZMR PREY	80/88 81
008116	Timer Y secondary	TYSC	81
0082 ₁₆ 0083 ₁₆	Timer Y primary	TYPR	81
008416	Timer Y, Z waveform output control register		82/90
008516	Prescaler Z	PREZ	89
008616	Timer Z secondary	TZSC	89
008716	Timer Z primary	TZPR	89
008816	Timor 2 primary	12111	- 00
008916			
008916 008A16	Timer Y, Z output control register	TYZOC	81/89
008B16	Timer X mode register	TXMR	71
008C16	Prescaler X	PREX	72
008D16	Timer X register	TX	72
008E16	Count source set register		72/82/90
008F16	Court source set register	1000	12/02/30
009016	Times C segistes	TO	400
	Timer C register	TC	103
009116			
009216			
009316			
009416			
009516	External input enable register	INTEN	60
009616	Laternar iriput eriabie register	IIN I EIN	-00
009716	Key input enable register	KIEN	65
009816	ricy input enable register	IXILIN	
009916 009A16	Timer C control register 0	TCC0	103
009A16	Timer C control register 1	TCC1	104
009C16	Capture and compare 0 register	TMO	103
009C16	Capture and compare o register	TIVIO	103
009D16	Compare 1 register	TM1	103
009E16	Compare i register	I IVI I	103
009F16	UART0 transmit/receive mode register	U0MR	112
00A016	UARTO transmirreceive mode register	U0BRG	111
00A116	_		
00A216	UART0 transmit buffer register	U0TB	111
00A316	UART0 transmit/receive control register 0	U0C0	112
00A516	UART0 transmit/receive control register 1	U0C1	111
00A616	UARTO transmirreceive control register	U0RB	111
00A716	DAIX TO receive buller register	OUND	111
00A716	UART1 transmit/receive mode register	U1MR	112
00A916	UART1 bit rate generator	U1BRG	111
00A916	UART1 transmit buffer register	U1TB	111
00AA16	Oracli Handilli Dallel Tegister		
	UART1 transmit/receive control register 0	U1C0	112
00AC16	UART1 transmit/receive control register 1	U1C1	113
00AE16		U1RB	111
00AE16	Control Daniel Tegister	51115	'''
	UART transmit/receive control register 2	UCON	113
00B116		200.1	
00B116			
00B316			
00B316			
00B516			
00B616			
00B716			
00B816			
00B916			
00B316			
00BA16			
00BD16			
00BD16			
00BE16			
00BE16			
OODE 16	I .		

Address	Register	Symbol	Page
00C016	A-D register	AD	126
00C116			
00C216			
00C316			
00C416			
00C516			
00C616			
00C716			
00C816			
00C9 ₁₆			
00CA ₁₆			
00CB ₁₆			
00CC16			
00CD16			
00CE16			
00CF16			
00D016			
00D116			
00D216			
00D316	A.D. control register 2	ADCONO	400
00D416	A-D control register 2	ADCON2	126
00D516	A D control register 0	ADCON0	105
00D616 00D716	A-D control register 0	ADCON0 ADCON1	
	A-D control register 1	ADCONT	125
00D816 00D916			
00D916 00DA16			
00DA16 00DB16			
00DB16 00DC16			
00DC16			
00DD16			
00DE16			
00E016	Port P0 register	P0	138
00E116	Port P1 register	P1	138
00E116	Port P0 direction register	PD0	138
00E316	Port P1 direction register	PD1	138
00E316	Port P1 direction register	PUI	130
00E516	Port P3 register	P3	138
00E616	Fort F3 Tegister		130
00E716	Port P3 direction register	PD3	138
00E816	Port P4 register	P4	138
00E916	1 Ort 1 4 register	17	100
00EA ₁₆	Port P4 direction register	PD4	138
00EB16	1 Ort 1 4 direction register	1 04	100
00EC16			
00ED16			
00EE16			
00EF16			
00F016			
00F116			
00F216			
00F316			
00F416			
00F516			
00F616			
00F716			
00F816			
00F916			
03FA ₁₆			
00FB ₁₆			
00FC16	Pull-up control register 0	PUR0	139
00FD16	Pull-up control register 1	PUR1	139
00FE16	Port P1 drivability control register	DRR	139
00FF16	Timer C output control register	TCOUT	104
-	or o sarpar control register	1.0001	
=			
01B3 ₁₆	Flash memory control register 4	FMR4	144
01B416		1	
	Flash memory control register 1	FMR1	144
01B516			
01B5 ₁₆	r iden memery control regioner.		

Blank columns are all reserved space. No use is allowed.

1. Overview

This MCU is built using the high-performance silicon gate CMOS process using a R8C/Tiny Series CPU core and is packaged in a 32-pin plastic molded LQFP. This MCU operates using sophisticated instructions featuring a high level of instruction efficiency. With 1M bytes of address space, it is capable of executing instructions at high speed.

1.1 Applications

Electric household appliance, office equipment, housing equipment (sensor, security), general industrial equipment, audio, etc.

Specifications written in this manual are believed to be accurate, but are not guaranteed to be entirely free of error. Specifications in this manual may be changed for functional or performance improvements. Please make sure your manual is the latest edition.



1.2 Performance Outline

Table 1.1. lists the performance outline of this MCU.

Table 1.1 Performance outline

Item		Performance		
CPU	Number of basic instructions	89 instructions		
	Shortest instruction execution time	50 ns (f(XIN) = 20 MHz, Vcc = 3.0 to 5.5 V)		
		100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)		
	Operating mode	Single-chip		
	Address space	1M bytes		
	Memory capacity	See Table 1.2.		
Peripheral	Interrupt	Internal: 10 sources, External: 5 sources,		
function		Software: 4 sources, Priority level: 7 levels		
	Watchdog timer	15 bits x 1 (with prescaler)		
	Timer	Timer X: 8 bits x 1 channel, Timer Y: 8 bits x 1 channel,		
		Timer Z: 8 bits x 1 channel		
		(Each timer equipped with 8-bit prescaler)		
		Timer C: 16 bits x 1 channel		
		Circuits of input capture and output compare.		
	Serial I/O	•1 channel		
		Clock synchronous, UART		
		•1 channel		
		UART		
	A-D converter	10-bit A-D converter: 1 circuit, 12 channels		
	Clock generation circuit	2 circuits		
	Clock generation circuit	•Main clock generation circuit (Equipped with a built-in		
		feedback resistor)		
		•Ring oscillator (high speed, low speed)		
		On High-speed ring oscillator the frequency adjustment		
		function is usable.		
	Oscillation stop detection function	Stop detection of main clock oscillation		
	Voltage detection circuit	Included		
	Power on reset circuit	Included		
	Port	Input/Output: 22 (including LED drive port), Input: 2		
	Foit	(LED drive I/O port: 8, max. 20 mA)		
Electrical	Power supply voltage	VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz)		
characteristics	Power supply voltage	VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz) VCC = 2.7 to 5.5 V (f(XIN) = 10 MHz)		
Characteristics	Power consumption			
	Power consumption	TBD (V cc = 5.0 V, (f (XiN) = 20 MHz)		
		TBD (V cc = 3.0 V, (f (XIN) = 10 MHz)		
		TBD (Vcc = 3.0 V, Wait mode)		
Floob manager	Drogram/aroas italiana	TBD (Vcc = 3.0 V, Stop mode)		
riash memory	Program/erase voltage	VCC = 2.7 to 5.5 V		
0	Number of program/erase	100 times		
Operating am	bient temperature	-20 to 85 °C		
-		-40 to 85 °C (option)		
Package		32-pin plastic mold LQFP		

Option: If you require this option, please specify so.

1.3 Block Diagram

Figure 1.1 shows this MCU block diagram.




Figure 1.1 Block Diagram

1.4 Product Information

Table 1.2 lists the products.

Table 1.2 Product List

As of September 2003

Type No.		ROM capacity	RAM capacity	Package type	Remarks
R5F21112FP	**	8K bytes	512 bytes	32P6U-A	Flash memory version
R5F21113FP	**	12K bytes	768 bytes	32P6U-A	
R5F21114FP	**	16K bytes	1K bytes	32P6U-A	
R5F21112DFP	**	8K bytes	512 bytes	32P6U-A	D version
R5F21113DFP	**	12K bytes	768 bytes	32P6U-A	
R5F21114DFP	**	16K bytes	1K bytes	32P6U-A	

** : Under development




Figure 1.2 Type No., Memory Size, and Package

1.5 Pin Assignments

Figure 1.3 shows the pin configuration (top view).




Figure 1.3 Pin Configuration (Top View)

1.6 Pin Description

Table 1.3 shows the pin description

Table 1.3 Pin description

Signal name	Pin name	I/O type	Function
Power supply	Vcc,	Input	Apply 2.7 V to 5.5 V to the Vcc pin. Apply 0 V to the
input	Vss		Vss pin.
IVcc	IVcc	Output	Connect this pin to Vss via a capacitor (0.1 μF).
Analog power	AVcc, AVss	Input	These are power supply input pins for A-D converter.
supply input			Connect the AVss pin to Vss. Connect a capacitor
			between pins AVcc and AVss.
Reset input	RESET	Input	"L" on this input resets the MCU.
CNVss	CNVss	Input	Connect this pin to Vss via a resistor (approximately 5 $k\Omega$).
MODE	MODE	Input	Connect this pin to Vcc via a resistor (approximately 5 k Ω).
Main clock input	XIN	Input	These pins are provided for the main clock generat-
			ing circuit input/output. Connect a ceramic resonator
Main clock output	Xout	Output	or a crystal oscillator between the XIN and XOUT pins.
			To use an externally derived clock, input it to the XIN
			pin and leave the Xout pin open.
INT interrupt input		Input	These are INT interrupt input pins.
Key input interrupt	KI ₀ to KI ₃	Input	These are key input interrupt input pins.
input			
Timer X	CNTR ₀	Input/Output	This is the timer X I/O pin.
	CNTR ₀	Output	This is the timer X output pin.
Timer Y	CNTR ₁	Input/Output	This is the timer Y I/O pin.
Timer Z	TZout	Output	This is the timer Z output pin.
Timer C	TCIN	Input	This is the timer C input pin.
	CMP00 to CMP03,	Output	These are the timer C output pins.
	CMP10 to CMP13		
Serial interface	CLK ₀	Input/Output	This is a transfer clock I/O pin.
	RxD0, RxD1	Input	These are serial data input pins.
	TxD0, TxD10,	Output	These are serial data output pins.
	TxD11		
Reference voltage	VREF	Input	This is a reference voltage input pin for A-D con-
input			verter.
A-D converter	AN ₀ to AN ₁₁	Input	These are analog input pins for A-D converter.
I/O port	P00 to P07,	Input/Output	These are 8-bit CMOS I/O ports. Each port has an
	P10 to P17,		input/output select direction register, allowing each
	P30 to P33, P37,		pin in that port to be directed for input or output indi-
	P45		vidually.
			Any port set to input can select whether to use a pull-
			up resistor or not by program.
			P10 to P17 also function as LED drive ports.
Input port	P46, P47	Input	These are input only pins.

2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU registers. The CPU has 13 registers. Of these, R0, R1, R2, R3, A0, A1 and FB comprise a register bank. There are two register banks.




Figure 2.1 Central Processing Unit Register

2.1 Data Registers (R0, R1, R2 and R3)

The R0 register consists of 16 bits, and is used mainly for transfers and arithmetic/logic operations. R1 to R3 are the same as R0.

The R0 register can be separated between high (R0H) and low (R0L) for use as two 8-bit data registers. R1H and R1L are the same as R0H and R0L. Conversely, R2 and R0 can be combined for use as a 32-bit data register (R2R0). R3R1 is the same as R2R0.

2.2 Address Registers (A0 and A1)

The register A0 consists of 16 bits, and is used for address register indirect addressing and address register relative addressing. They also are used for transfers and logic/logic operations. A1 is the same as A0. In some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is configured with 16 bits, and is used for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is configured with 20 bits, indicating the start address of an interrupt vector table.

2.5 Program Counter (PC)

PC is configured with 20 bits, indicating the address of an instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

Stack pointer (SP) comes in two types: USP and ISP, each configured with 16 bits.

Your desired type of stack pointer (USP or ISP) can be selected by the U flag of FLG.

2.7 Static Base Register (SB)

SB is configured with 16 bits, and is used for SB relative addressing.

2.8 Flag Register (FLG)

FLG consists of 11 bits, indicating the CPU status.

2.8.1 Carry Flag (C Flag)

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

2.8.2 Debug Flag (D Flag)

The D flag is used exclusively for debugging purpose. During normal use, it must be set to "0".

2.8.3 Zero Flag (Z Flag)

This flag is set to "1" when an arithmetic operation resulted in 0; otherwise, it is "0".

2.8.4 Sign Flag (S Flag)

This flag is set to "1" when an arithmetic operation resulted in a negative value; otherwise, it is "0".

2.8.5 Register Bank Select Flag (B Flag)

Register bank 0 is selected when this flag is "0"; register bank 1 is selected when this flag is "1".

2.8.6 Overflow Flag (O Flag)

This flag is set to "1" when the operation resulted in an overflow; otherwise, it is "0".

2.8.7 Interrupt Enable Flag (I Flag)

This flag enables a maskable interrupt.

Maskable interrupts are disabled when the I flag is "0", and are enabled when the I flag is "1". The I flag is cleared to "0" when the interrupt request is accepted.

2.8.8 Stack Pointer Select Flag (U Flag)

ISP is selected when the U flag is "0"; USP is selected when the U flag is "1".

The U flag is cleared to "0" when a hardware interrupt request is accepted or an INT instruction for software interrupt Nos. 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than IPL, the interrupt is enabled.

2.8.10 Reserved Area

When write to this bit, write "0". When read, its content is indeterminate.



R8C/11 Group 3. Memory

3. Memory

Figure 3.1 is a memory map of this MCU. The address space extends the 1M bytes from address 0000016 to FFFFF16.

The internal ROM is allocated in a lower address direction beginning with address 0FFFF16. For example, a 16-Kbyte internal ROM is allocated to the addresses from 0C00016 to 0FFFF16.

The fixed interrupt vector table is allocated to the addresses from 0FFDC16 to 0FFFF16. Therefore, store the start address of each interrupt routine here.

The internal RAM is allocated in an upper address direction beginning with address 0040016. For example, a 1-Kbyte internal RAM is allocated to the addresses from 0040016 to 007FF16. In addition to storing data, the internal RAM also stores the stack used when calling subroutines and when interrupts are generated. Special function registers (SFR) are allocated to the addresses from 0000016 to 002FF16. Peripheral function control registers are located here. Of the SFR, any space which has no functions allocated is reserved for future use and cannot be used by users.




Figure 3.1 Memory Map

4. Special Function Register (SFR)

Address	Register	Symbol	After reset		
000016					
000116					
000216					
000316			-		
000416	Processor mode register 0 ¹	PM0	0016		
000516	Processor mode register 1	PM1	0016		
000616	System clock control register 0	CM0	011010002		
000716	System clock control register 1	CM1	001000002		
000816	High-speed ring control register 0	HR0	0016		
000916	Address match interrupt enable register	AIER	XXXXXX002		
000A16	Protect register	PRCR	00XXX0002		
000B16 000C16	High-speed ring control register 1	HR1	4016		
000C16 000D16	Oscillation stop detection register	OCD WDTR	000001002		
000D16 000E16	Watchdog timer reset register		XX16		
000E16	Watchdog timer start register	WDTS WDC	XX16		
0001016	Watchdog timer control register		000XXXXX2		
001016	Address match interrupt register 0	RMAD0	0016		
001116			0016		
001216			X016		
001416	Address match interrupt register 1	RMAD1	0016		
001516			0016		
001616			X016		
001716					
001816					
001916	Voltage detection register 1 ²	VCR1	0016		
001A16	Voltage detection register 2 ²	VCR2	100000016		
001B ₁₆					
001C ₁₆					
001 D ₁₆					
001E16	INT0 input filter select register	INT0F	XXXXX0002		
001F16	Voltage detection interrupt register 2	D4INT	0016 ³		
002016					
002116					
002216					
002316					
002416 002516					
002516					
002016					
002716					
002016					
002316 002A16					
002B16					
002C16					
002D16					
002E16					
002F16					
003016					
003116					
003216					
003316					
003416					
003516					
003616					
003716					
003816					
003916					
003A16					
003B16					
003C16					
003D16					
003E16					
003F16 Y : Undefi					

0100000124

X : Undefined Blank columns are all reserved space. No access is allowed.

- 1. Software reset or the watchdog timer reset does not affect bits 0 to 1 of PM0 register.
 2. Software reset or the watchdog timer reset does not affect this register.
 3. Owing to Reset input.
 4. In the case of RESET pin = "H" retaining.

Address	Register	Symbol	After reset
004016			
004116			
004216			
004316 004416			
004416			
004616			
004716			
004816			
004916			
004A16			
004B ₁₆			
004C16	Mary Served Selection and a control or relation	KUDIO	V/V/V/V0000
004D16	Key input interrupt control register	KUPIC	XXXXX0002
004E16	A-D conversion interrupt control register	ADIC	XXXXX0002
004716	Compare 2 interrupt control register	CMP2IC	XXXXX0002
005016	UART0 transmit interrupt control register	S0TIC	XXXXX0002 XXXXX0002
005216	UARTO receive interrupt control register	SORIC	XXXXX0002 XXXXX0002
005316	UART1 transmit interrupt control register	S1TIC	XXXXX0002 XXXXX0002
005416	UART1 receive interrupt control register	S1RIC	XXXXXX0002
005516	INT2 interrupt control register	INT2IC	XXXXX0002
005616	Timer X interrupt control register	TXIC	XXXXX0002
005716	Timer Y interrupt control register	TYIC	XXXXX0002
005816	Timer Z interrupt control register	TZIC	XXXXX0002
005916	INT1 interrupt control register	INT1IC	XXXXX0002
005A16	INT3 interrupt control register	INT3IC	XXXXX0002
005B16	Timer C interrupt control register	TCIC	XXXXX0002
005C16	Compare 1 interrupt control register	CMP1IC	XXXXX0002
005D16 005E16	INT0 interrupt control register	INT0IC	XX00X0002
005E16			
006016			
006016			
006216			
006316			
006416			
006516			
006616			
006716			
006816			
006916			
006A16			
006B16			
006C16			
006D16 006E16			
006F16			
007016			
007116			
007216			
007316			
007416			
007516			
007616			
007716			
007816			
007916			
007A16			
007B16			
007C ₁₆			
007D16			
007E16			

X : Undefined

Blank columns are all reserved space. No access is allowed.

Address	Register	Symbol	After reset
008016	Timer Y, Z mode register	TYZMR	0016
008116	Prescaler Y	PREY	FF16
008216	Timer Y secondary	TYSC	FF16
008316	Timer Y primary	TYPR	FF16
008416	Timer Y, Z waveform output control register	PUM	0016
008516	Prescaler Z	PREZ	FF16
	Timer Z secondary	TZSC	FF16
008616	Timer Z secondary Timer Z primary	TZPR	FF16
008716	Timer 2 primary	IZFR	FFIG
008816			
008916	T	7,700	00.5
008A16	Timer Y, Z output control register	TYZOC	0016
008B16	Timer X mode register	TXMR	0016
008C ₁₆	Prescaler X	PREX	FF16
008D16	Timer X register	TX	FF16
008E16	Count source set register	TCSS	0016
008F16			
009016	Timer C register	TC	0016
009116	-		0016
009216			
009316			
009416			
009516			
009616	External input enable register	INTEN	0016
009716			
009816	Key input enable register	KIEN	0016
009916	The second of th		
009A ₁₆	Timer C control register 0	TCC0	0016
009R16	Timer C control register 1	TCC1	0016
009C16	Capture, compare 0 register	TM0	XX16
009C16	Capture, compare o register	I IVIO	XX16 XX16
009D16 009E16	Compare 4 register	T144	XX16
	Compare 1 register	TM1	
009F16 00A016	UART0 transmit/receive mode register	U0MR	XX16 0016
00A016	<u> </u>	U0BRG	
00A116	UARTO bit rate generator		XX16
	UART0 transmit buffer register	U0TB	XX16
00A316			XX16
00A416	UART0 transmit/receive control register 0	U0C0	000010002
00A516	UART0 transmit/receive control register 1	U0C1	000000102
00A616	UART0 receive buffer register	U0RB	XX16
00A716			XX16
00A816	UART1 transmit/receive mode register	U1MR	0016
00A916	UART1 bit rate generator	U1BRG	XX16
00AA16	UART1 transmit buffer register	U1TB	XX16
00AB ₁₆	<u> </u>		XX16
00AC16	UART1 transmit/receive control register 0	U1C0	000010002
00AD16	UART1 transmit/receive control register 1	U1C1	000000102
00AE16	UART1 receive buffer register	U1RB	XX16
00AF16			XX16
00B016	UART transmit/receive control register 2	UCON	0016
00B116			
00B216			
00B316			
00B416			
00B516			
00B616			
00B716			
00B716			
00B016			
00B916 00BA16			
00BB16			
00BC16			
00BD16			
00BE16			Ī
00BE16			

X : Undefined

Blank columns are all reserved space. No access is allowed.

Address	Register	Symbol	After reset
00C016	A-D register	AD	XX16
00C116			XX16
00C216			
00C316			
00C416			
00C516			
00C616			
00C7 ₁₆			
00C816			
00C916			
00CA16			
00CB16			
00CC16			
00CD16			
00CE16			
00CF16			
00D016			
00D116			
00D216			
00D316	A D control register 2	ADCONG	0040
00D416	A-D control register 2	ADCON2	0016
00D516 00D616	A-D control register 0	ADCON0	00000XXX2
00D616 00D716	A-D control register 0 A-D control register 1	ADCONU ADCON1	0016
00D716 00D816	V-D couling register i	ADCONT	0010
00D816 00D916			
00D916 00DA16			
00DA16 00DB16			
00DB16 00DC16			
00DC16		+	
00DE16			
00DE16			
00E016	Port P0 register	P0	XX16
00E116	Port P1 register	P1	XX16
00E116	Port P0 direction register	PD0	0016
00E316	Port P1 direction register	PD1	0016
00E416	1 of the arrestion register	151	0010
00E516	Port P3 register	P3	XX16
00E616	Torri o rogiotor	. 0	70(10
00E716	Port P3 direction register	PD3	0016
00E816	Port P4 register	P4	XX16
00E916			
00EA ₁₆	Port P4 direction register	PD4	0016
00EB16			
00EC16			
00ED16			
00EE16			
00EF16			
00F016			
00F116			
00F216			
00F316			
00F416			
00F516			
00F616			
00F716			
00F816			
00F9 ₁₆			
03FA ₁₆			
00FB16			
00FC16	Pull-up control register 0	PUR0	00XX00002
00FD16	Pull-up control register 1	PUR1	XXXXXX0X2
00FE16	Port P1 drivability control register	DRR	0016
00FF16	Timer C output control register	TCOUT	0016
_ 			
01B316	Flash memory control register 4	FMR4	0100000X2
01B416			
01B516	Flash memory control register 1	FMR1	0100XX0X2
01B616	Flash memory control register 0		

X : Undefined
Blank columns are all reserved space. No access is allowed.

R8C/11 Group 5.1 Hardware Reset

5. Reset

There are three types of resets: a hardware reset, a software reset, and an watchdog timer reset.

5.1 Hardware Reset

There are three kinds of hardware reset: hardware reset 1, hardware reset 2, and power-on reset.

5.1.1 Hardware Reset 1

A reset is applied using the RESET pin. When an "L" signal is applied to the RESET pin while the power supply voltage is within the recommended operating condition, the pins are initialized (see Table 5.1 "Pin Status When RESET Pin Level is 'L""). When the input level at the RESET pin is released from "L" to "H", the CPU and SFR are initialized, and the program is executed starting from the address indicated by the reset vector. Figure 5.1 shows the CPU register status after reset and figure 5.2 shows the reset sequence. The internal RAM is not initialized. If the RESET pin is pulled "L" while writing to the internal RAM, the internal RAM becomes indeterminate. Figures 5.3 to 5.4 show the reset circuit example using the hardware reset 1. Refer to Chapter 4, "Special Function Register (SFR)" for the status of SFR after reset.

- When the power supply is stable
- (1) Apply an "L" signal to the RESET pin.
- (2) Wait 500 µs.
- (3) Apply an "H" signal to the RESET pin.
- Power on
- (1) Apply an "L" signal to the \overline{RESET} pin.
- (2) Let the power supply voltage increase until it meets the recommended operating condition.
- (3) Wait td(P-R) or more until the internal power supply stabilizes.
- (4) Wait 500 µs.
- (5) Apply an "H" signal to the RESET pin.

detection circuit monitors the voltage supplied to the Vcc pin.

Table 5.1 Pin Status When RESET Pin Level is "L"

Pin name	Status			
P0	Input port			
P1	Input port			
P30 to P33, P37	Input port			
P45 to P47	Input port			

R8C/11 Group 5.1 Hardware Reset




Figure 5.1 CPU Register Status After Reset




Figure 5.2 Reset Sequence

R8C/11 Group 5.1 Hardware Reset




Figure 5.3 Example Reset Circuit Using The Hardware Reset 1




Figure 5.4 Example Reset Circuit Using The Hardware Reset 1 (Voltage Check Circuit)

R8C/11 Group 5.1 Hardware Reset

5.1.2 Hardware Reset 2

The microcomputer is reset when the voltage at the Vcc input pin drops below Vdet if all of the following conditions hold true.

- The VC27 bit in the VCR2 register is set to "1" (voltage detection circuit enabled)
- The D40 bit in the D4INT register is set to "1" (voltage detection interrupt enabled)
- The D46 bit in the D4INT register is set to "1" (hardware reset 2 when going through Vdet)

Conversely, when the input voltage at the Vcc pin rises to Vdet or more, the pins, CPU, and SFR are initialized, and the program is executed starting from the address indicated by the reset vector. The initialized pins and registers and the status thereof are the same as in hardware reset 1. Refer to Section 5.4 "Voltage Detection Circuit."



R8C/11 Group 5.1 Hardware Reset

5.1.3 Power-on Reset Function

The power-on reset is the function which can reset the microcomputer without the external reset circuit. The $\overline{\text{RESET}}$ pin should be connected to the VCC pin via about 5 k Ω pull-up resistance using the power-on reset function, the function turns to active.

When the input voltage at the Vcc pin reaches to the Vdet level, count operation of the low-speed ring oscillator clock starts. When the operation counts the low-speed ring oscillator clock for 32 times, the microcomputer has its pins, CPU, and SFR initialized. Then the program is executed starting from the address indicated by the reset vector. The initialized pins and registers and the status thereof are the same as in hardware reset 1.

- The D40 bit in the D4INT register turns to "1" automatically (voltage detection interrupt enabled)
- The D46 bit in the D4INT register turns to "1" automatically (hardware reset 2 when going through Vdet)

Additionally, the hardware reset 2 turns to active after the power-on reset. This is because the VC27 bit in the VCR2 register is set to "1" (voltage detection circuit enabled) after the power-on reset same as the hardware reset 1, so that hardware reset 2 active conditions are all satisfied including above D40 and D46 bit conditions.

Figure 5.5 shows the power-on reset circuit. Figure 5.6 shows the power-on reset operation.




Figure 5.5 Power-on Reset Circuit




Figure 5.6 Power-on Reset Operation

5.2 Software Reset

When the PM03 bit in the PM0 register is set to "1" (microcomputer reset), the microcomputer has its pins, CPU, and SFR initialized. Then the program is executed starting from the address indicated by the reset vector.

Some SFRs are not initialized by the software reset. Refer to Chapter 4, "SFR."

5.3 Watchdog Timer Reset

Where the PM12 bit in the PM1 register is "1" (reset when watchdog timer underflows), the microcomputer initializes its pins, CPU and SFR if the watchdog timer underflows. Then the program is executed starting from the address indicated by the reset vector.

Some SFRs are not initialized by the watchdog timer reset. Refer to Chapter 4, "SFR."



5.4 Voltage Detection Circuit

The voltage detection circuit has a circuit to monitor the input voltage at the VCC pin with Vdet. Besides the program, the hardware reset 2 and voltage detection interrupt can be used to check the input voltage at the VCC pin.

Figure 5.7 shows the voltage detection circuit. Figure 5.8 shows VCR1 and VCR2 registers. Figure 5.9 shows the D4INT register. Figure 5.10 shows an operation example of the voltage detection circuit. Figure 5.11 to 5.12 show the operation example of the voltage detection circuit to get out of stop mode.





Figure 5.7 Voltage Detection Circuit Block

Notes:

RW



- 1. Set the PRC3 bit in the PRCR register to "1" (write enabled) before writing to this register.
- 2. Set the VC27 bit to "1" (voltage detect circuit enabled) when hardware reset 2 is used, or the VC13 bit in the VCR1 register or D42 bit in the D4INT register is used, or the D40 bit is set to "1" (enabled).

Voltage monitor bit2

0: Voltage detection circuit

1: Voltage detection circuit


disabled

enabled

3. Software reset or the watchdog timer reset does not affect this register.

VC27

Figure 5.8 VCR1 Register and VCR2 Register



- 1. Set the PRC3 bit in the PRCR register to "1" (write enable) before writing to this register.
- 2. If the voltage detection interrupt needs to be used to get out of stop mode again after once used for that purpose, reset the D41 bit by writing a "0" and then a "1"
- 3. Valid when the VC27 bit in the VCR2 register is set to "1" (voltage detection circuit enabled).
- 4. If the VC27 bit is set to "0" (voltage detection circuit disabled), the D42 and D43 bits are set to "0" (not detected).

 5. This bit is set to "0" by writing a "0" in a program. (writing a "1" has no effect.)

 6. Valid when the D40 bit is set to "1" (voltage detection interrupt enabled).

- 7. The D40 bit is valid when the VC27 bit in the VCR2 register is set to "1" (voltage detection circuit enabled). When setting the D40 bit to "1", the following setting is required.
 - (1) Set the VC27 bit "1'
 - (2) Wait for td(E-A) until the detecter circuit operates.
 - (3) Wait for the sampling time (the sampling clock which is selected in the DF0 bit to DF1 bit times 4 cycles.)
 - (4) Set the D40 bit to "1
- (5) Set the CM14 bit in the CM1 register to "0" (low-speed ring oscillator on).
- 8. Valid when the D41 bit is set to "1" (enable).
- 9. The D46 bit can be selected.
- 10. The software reset or the watchdog timer reset do not affect this register.

Figure 5.9 D4INT Register




Figure 5.10 Operation Example of Voltage Detection Circuit




Figure 5.11 Operation Example of Voltage Detection Circuit in use to get out of stop mode (1)




Figure 5.12 Operation Example of Voltage Detection Circuit in use to get out of stop mode (2)

5.4.1 Voltage Detection Interrupt

Figure 5.13 shows the block diagram of voltage detection interrupt generation circuit.

Refer to 5.4.2, "Exiting Stop Mode on a Voltage Detection Circuit" for Getting out of stop mode due to the voltage detection interrupt.

A voltage detection interrupt is generated when the input voltage at the Vcc pin rises to Vdet or more or drops below Vdet if all of the following conditions hold true in normal operation mode and wait mode.

- The VC27 bit in the VCR2 register is set to "1" (voltage detection circuit enabled)
- The D40 bit in the D4INT register is set to "1" (voltage detection interrupt enabled)
- The D46 bit in the D4INT register is set "0" (voltage detection interrupt selected)

To use the voltage detection interrupt, set the CM14 bit in the CM1 register to "0" (low-ring oscillator). Figure 5.14 shows an operation example of voltage detection interrupt generation circuit.

The voltage detection interrupt shares the interrupt vector with the watchdog timer interrupt and oscillation stop detection interrupt.

The D42 bit in the D4INT register becomes "1" when passing through Vdet is detected after the voltage inputted to the VCC pin is up or down.

A voltage detection interrupt request is generated when the D42 bit changes state from "0" to "1". The D42 bit needs to be set to "0" in a program.

Table 5.2 lists the voltage detection interrupt request generation conditions.

It takes 4 cycles of sampling clock until the D42 bit is set to "1" since the voltage which inputs to Vcc pin passes Vdet.

It is possible to set the sampling clock detecting that the voltage applied to the VCC pin has passed through Vdet with the DF0 to DF1 bits in the D4INT register.

Table 5.2 Voltage Detection Interrupt Request Generation Conditions

Operation mode	VC27 bit	D40 bit	D41 bit	D42 bit	D46 bit	VC13 bit	CM14 bit
Normal operation mode ¹	1	1	0 or 1	0	0	From 0 to 1^2	0
Wait mode	. 1 1	0 or 1	0	0	From 0 to 1 ²	0	
						From 1 to 0 ²	

Notes:

- 1. The status except the wait mode and stop mode is handled as the normal mode. (Refer to Chapter 6, "Clock Generation Circuit.")
- 2. Refer to Figure 5.14, "Operation Example of Voltage Detection Interrupt Generation Circuit" for interrupt generation timing.






Figure 5.13 Operation Detection Interrupt Generation Block




Figure 5.14 Voltage Detection Interrupt Generation Circuit Operation Example

5.4.2 Exiting Stop Mode on a Voltage Detection Interrupt

A voltage detection interrupt is generated when the input voltage at the VCC pin rises to Vdet or more or drops below Vdet if all of the following conditions hold true in stop mode.

- The VC27 bit in the VCR2 register is set to "1" (voltage detection circuit enabled)
- The D40 bit in the D4INT register is set to "1" (voltage detection interrupt enabled)
- The D41 bit in the D4INT register is set "1" (voltage detection used to get out of stop mode)
- The D46 bit in the D4INT register is set "0" (voltage detection interrupt selected)

To use the voltage detection interrupt, set the CM14 bit in the CM1 register to "0" (low-ring oscillator).

The voltage detection interrupt shares the interrupt vector with the watchdog timer interrupt and oscillation stop detection interrupt.

The D42 bit in the D4INT register becomes "1" when passing through Vdet is detected after the voltage inputted to the VCC pin is up or down.

A voltage detection interrupt request is generated when the D42 bit changes state from "0" to "1". The D42 bit needs to be set to "0" in a program.

Table 5.3 lists the voltage detection interrupt request generation conditions in use to get out of stop mode.

Table 5.3 Voltage Detection Interrupt Request Generation Conditions in use to get out of stop mode

Operation mode	VC27 bit	D40 bit	D41 bit	D42 bit	D46 bit	D47 bit	VC13 bit	CM14 bit
Stop mode	1	1	1	1	0	0 or 1	From 0 to 1	0
		'					From 1 to 0	

- 1. The status except the wait mode and stop mode is handled as the normal mode. (Refer to Chapter 6, "Clock Generation Circuit.")
- 2. Refer to Figure 5.14, "Operation Example of Voltage Detection Interrupt Generation Circuit" for interrupt generation timing.

6. Clock Generation Circuit

The clock generation circuit contains two oscillator circuits as follows:

- Main clock oscillation circuit
- Ring oscillator (oscillation stop detect function)

Table 6.1 lists the clock generation circuit specifications. Figure 6.1 shows the clock generation circuit. Figures 6.2 and 6.4 show the clock-related registers.

Table 6.1 Clock Generation Circuit Specifications

	Main clock	Ring oscillator			
Item	oscillation circuit	High-speed ring oscillator	Low-speed ring oscillator		
Use of clock	CPU clock source Peripheral function clock source	CPU clock source Peripheral function clock source CPU and peripheral function clock sources when the main clock stops oscillating	CPU clock source Peripheral function clock source CPU and peripheral function clock sources when the main clock stops oscillating		
Clock frequency	0 to 20 MHz	Approx. 8 MHz	Approx. 125 kHz		
Usable oscillator	Ceramic oscillator Crystal oscillator				
Pins to connect oscillator	XIN, XOUT ¹	Note ¹	Note ¹		
Oscillation stop, restart function	Present	Present	Present		
Oscillator status after reset	Stopped	Stopped	Oscillating		
Other	Externally derived clock can be input				

Notes:

^{1.} Can be used as P46 and P47 when the ring oscillator clock is used for CPU clock while the main clock oscillation circuit is not used.






Figure 6.1 Clock Generation Circuit



- 1: Set the PRC0 bit of PRCR register to "1" (write enable) before writing to this register.
- 2: The CM05 bit is provided to stop the main clock when the ring oscillator mode is selected. This bit cannot be used for detection as to whether the main clock stopped or not. To stop the main clock, the following setting is required:
 - (1) Set the CM06 bit to "1" (divide-by-8 mode)
 - (2) Set the OCD0 and OCD1 bits in the OCD register to "00 2" (disabling oscillation stop detection function).
 - (3) Set the OCD2 bit to "1" (selecting ring oscillator).
- 3: During external clock input, only the clock oscillation buffer is turned off and clock input is accepted.
- 4: When the CM05 bit is set to "1" (main clock stop), P4 6 and P47 can be used as input ports.
- 5: When entering stop mode from high or middle speed mode, the CM06 bit is set to "1" (divide-by-8 mode).
- 6: During ring oscillator mode, this bit must be set to "0" (peripheral clock turned on when in wait mode).


System clock control register 11



- 1: Write to this register after setting the PRC0 bit of PRCR register to "1" (write enable).
- 2: When entering stop mode from high or middle speed mode, the CM15 bit is set to "1" (drive capability high).
 3: Effective when the CM06 bit is "0" (CM16 and CM17 bits enable).
 4: If the CM10 bit is "1" (stop mode), the internal feedback resistor becomes ineffective.

- 5: The CM14 bit can be set to "1" (low-speed ring oscillator off) if the OCD2 bit=0 (selecting main clock). When the OCD2 bit is set to "1" (selecting ring oscillator clock), the CM14 bit is set to "0" (low-speed ring oscillator on). This bit remains unchanged when "
- 6: When using voltage detection interrupt circuit, CM14 bit is set to "0"

Figure 6.2 CM0 Register and CM1 Register



Notes:

- 1. Set the PRC0 bit in the PRCR register to "1" (write enable) before rewriting this register.
- 2. The OCD2 bit is set to "1" (selecting ring oscillator clock) automatically if a main clock oscillation stop is detected while the OCD1 to OCD0 bits are set to "11 2" (oscillation stop detection function enabled). If the OCD3 bit is set to "1" (main clock stop), the OCD2 bit remains unchanged when trying to write "0" (selecting main clock).
- 3. The OCD3 bit is enabled when the OCD1 to OCD0 bits are set to "11 2" (oscillation stop detection function enabled). Read the OCD3 bit several times with the oscillation stop detection interrupt processing program to determine the main clock state.
- 4. The OCD1 to OCD0 bits should be set to "00 2" (oscillation stop detection function disabled)before entering stop mode and ring oscillator (main clock stops). The OCD1 to OCD0 bits should be set to "00 2" when the HR01 bit in the HR0 register is set to "1" (high-speed ring oscillator selected).
- 5. The OCD3 bit remains set to "0" (main clock on) if the OCD1 to OCD0 bits are set to "00 2".
- 6. The CM14 bit goes to "0" (low-speed ring oscillator on) if the OCD2 bit is set to "1" (selecting ring oscillator clock).
- 7. Refer to Figure 6.9 "switching clock source from low-speed ring oscillator to main clock" for the switching procedure when the main clock re-oscillates after detecting an oscillation stop.

Figure 6.3 OCD Register




Figure 6.4 HR0 Register and HR1 Register

R8C/11 Group 6.1 Main Clock

The following describes the clocks generated by the clock generation circuit.

6.1 Main Clock

This clock is supplied by a main clock oscillation circuit. This clock is used as the clock source for the CPU and peripheral function clocks. The main clock oscillator circuit is configured by connecting a resonator between the XIN and XOUT pins. The main clock oscillator circuit contains a feedback resistor, which is disconnected from the oscillator circuit during stop mode in order to reduce the amount of power consumed in the chip. The main clock oscillator circuit may also be configured by feeding an externally generated clock to the XIN pin. Figure 6.5 shows examples of main clock connection circuit. After reset, the main clock is turned off.

The main clock starts oscillating when the CM05 bit in the CM0 register is set to "0" (main clock on) after setting the CM13 bit in the CM1 register to "1" (XIN- XOUT pin).

To use the main clock for the CPU clock, set the OCD2 bit in the OCD register to "0" (selecting main clock) after the main clock becomes oscillating stably.

The power consumption can be reduced by setting the CM05 bit in the CM0 register to "1" (main clock off) if the OCD2 bit is set to "1" (selecting ring oscillator clock).

Note that if an externally generated clock is fed into the XIN pin, the main clock cannot be turned off by setting the CM05 bit to "1". If necessary, use an external circuit to turn off the clock.

During stop mode, all clocks including the main clock are turned off. Refer to Section 6.4, "Power Control."




Figure 6.5 Examples of Main Clock Connection Circuit

6.2 Ring Oscillator Clock

This clock is supplied by a ring oscillator. There are two kinds of ring oscillator: high-speed ring oscillator and low-speed ring oscillator. These oscillators are selected by the bit HR01 bit in the HR0 register.

6.2.1 Low-speed Ring Oscillator

The clock derived from the low-speed ring oscillator is used as the clock source for the CPU clock, peripheral function clock, fRING, fRING128 and fRING-S.

After reset, the ring oscillator clock derived from low-speed ring oscillator by divided by 8 is selected for the CPU clock.

If the main clock stops oscillating when the OCD1 to OCD0 bits in the OCD register are "112" (oscillation stop detection function enabled), the low-speed ring oscillator automatically starts operating, supplying the necessary clock for the microcomputer.

The frequency of the low-speed ring oscillator varies depending on the supply voltage and the operation ambient temperature. The application products must be designed with sufficient margin to accommodate the frequency range.

6.2.2 High-speed Ring Oscillator

The clock derived from high-speed ring oscillator is used as the clock source for the CPU clock, peripheral function clock, fRING, fRING128, and fRING1-fast.

After reset, the ring oscillator clock derived from high-speed ring oscillator is halted. The oscillation is started by setting the HR00 bit in the HR0 register to "1" (high-speed ring oscillator on). The frequency can be adjusted by the HR1 register.

The relationship between the value of HR1 register and the period of high-speed ring oscillator is shown below. It is noted that the difference in delay between the bits should be adjusted by changing each bit. Bit 7 should be set be "0".

Period of high-speed ring oscillator = td(HR offset) + (b6 + b5/2 + b4/4 + b3/8 + b2/16 + b1/32 + b0/64)b0 to b6: Bits in HR1 register



6.3 CPU Clock and Peripheral Function Clock

There are two type clocks: CPU clock to operate the CPU and peripheral function clock to operate the peripheral functions. Also refer to "Figure 6.1 Clock Generating Circuit".

6.3.1 CPU Clock

This is an operating clock for the CPU and watchdog timer.

The clock source for the CPU clock can be chosen to be the main clock or ring oscillator clock.

The selected clock source can be divided by 1 (undivided), 2, 4, 8 or 16 to produce the CPU clock. Use the CM06 bit in the CM0 register and the CM17 to CM16 bits in the CM1 register to select the divide-by-n value.

After reset, the ring oscillator clock divided by 8 provides the CPU clock. When the clock source for the CPU clock is switched over, set the CM06 bit to "1" (divide-by-8 mode) before changing the OCD2 bit. Note that when entering stop mode from high or middle speed mode, the CM06 bit is set to "1" (divide-by-8 mode).

6.3.2 Peripheral Function Clock (f1, f2, f8, f32, fAD, f1SIO, f8SIO, f32SIO, fRING, fRING128)

These are operating clocks for the peripheral functions.

Of these, fi (i=1, 2, 8, 32) is derived from the main clock or ring oscillator clock by dividing them by i. The clock fi is used for timers X, Y, Z and C.

The clock fjsio (j=1, 8, 32) is derived from the main clock or ring oscillator clock by dividing them by j. The clock fjsio is used for serial I/O.

The fAD clock is produced from the main clock or the ring oscillator clock and is used for the A-D converter.

When the WAIT instruction is executed after setting the CM02 bit in the CM0 register to "1" (peripheral function clock turned off during wait mode), the clocks fi, fjsio, and fAD are turned off.

6.3.3 fRING and fRING128

These are operating clocks for the peripheral functions.

The fRING runs at the same frequency as the ring oscillator, and can be used as the souce for the timer Y. The fRING128 is derived from the fRING by dividing it by 128, and can be used for the timer C input capture function.

When the WAIT instruction is executed, the clocks fRING and fRING128 are not turned off.

6.3.4 fRING-fast

This is used as the count source for the timer C. The fRING-fast is derived from the high-speed ring oscillator and provided by setting the HR00 bit to "1" (high-speed ring oscillator on).

When the WAIT instruction is executed, the clock fRING-fast is not turned off.

R8C/11 Group 6.4 Power Control

6.4 Power Control

There are three power control modes. For convenience' sake, all modes other than wait and stop modes are referred to as normal operation mode here.

6.4.1 Normal Operation Mode

Normal operation mode is further classified into three modes.

In normal operation mode, because the CPU clock and the peripheral function clocks both are on, the CPU and the peripheral functions are operating. Power control is exercised by controlling the CPU clock frequency. The higher the CPU clock frequency, the greater the processing capability. The lower the CPU clock frequency, the smaller the power consumption in the chip. If the unnecessary oscillator circuits are turned off, the power consumption is further reduced.

Before the clock sources for the CPU clock can be switched over, the new clock source to which switched must be oscillating stably. If the new clock source is the main clock, allow a sufficient wait time in a program until it becomes oscillating stably.

High-speed Mode

The main clock divided by 1 (undivided) provides the CPU clock. If the CM14 bit is set to "0" (low-speed ring oscillator on) or the HR00 bit in the HR0 register is set to "1" (high-speed ring oscillator on), the fRING and fRING128 can be used for timers Y and C. When the HR00 bit is set to "1", fRING-fast can be used for timer C.

• Medium-speed Mode

The main clock divided by 2, 4, 8 or 16 provides the CPU clock. If the CM14 bit is set to "0" (low-speed ring oscillator on) or the HR00 bit in the HR0 register is set to "1" (high-speed ring oscillator on), the fRING and fRING128 can be used for timers Y and C. When the HR00 bit is set to "1", fRING-fast can be used for timer C.

Ring Oscillator Mode

The ring oscillator clock divided by 1 (undivided), 2, 4, 8 or 16 provides the CPU clock. The ring oscillator clock is also the clock source for the peripheral function clocks. Set the CM06 bit to "1" (divided by 8 mode) when returning to high-speed and medium-speed. When the HR00 bit is set to "1", fRING-fast can be used for timer C.



Table 6.2 Setting Clock Related Bit and Modes

Modes		OCD register	CM1 register	CM0 r	egister
		OCD2	CM17, CM16	CM06	CM05
High-speed	mode	0	002	0	0
Medium-	divided by 2	0	012	0	0
speed mode	divided by 4	0	102	0	0
mode	divided by 8	0		1	0
	divided by 16	0	112	0	0
Ring	no division	1	002	0	0 or 1
oscillator mode ¹	divided by 2	1	012	0	0 or 1
mode.	divided by 4	1	102	0	0 or 1
	divided by 8	1		1	0 or 1
	divided by 16	1	112	0	0 or 1

Notes:



^{1.} The low-speed ring oscillator is used as the ring oscillator clock when the CM1 register CM14 bit=0 (low-speed ring oscillator on) and HR0 register HR01 bit=0 (low-speed ring oscillator selected).

The high-speed ring oscillator is used as the ring oscillator clock when the HR0 register HR00 bit=1 (high-speed ring oscillator on) and HR01 bit=1 (high-speed ring oscillator selected).

R8C/11 Group 6.4 Power Control

6.4.2 Wait Mode

In wait mode, the CPU clock is turned off, so are the CPU and the watchdog timer because both are operated by the CPU clock. Because the main clock and ring oscillator clock both are on, the peripheral functions using these clocks keep operating.

Peripheral Function Clock Stop Function

If the CM02 bit is "1" (peripheral function clocks turned off during wait mode), the f1, f2, f8, f32, f1SIO, f8SIO, f32SIO, and fAD clocks are turned off when in wait mode, with the power consumption reduced that much.

• Entering Wait Mode

The microcomputer is placed into wait mode by executing the WAIT instruction.

• Pin Status During Wait Mode

The status before wait mode is retained.

Exiting Wait Mode

The microcomputer is moved out of wait mode by a hardware reset or peripheral function interrupt. When using a hardware reset to exit wait mode, set the ILVL2 to ILVL0 bits for the peripheral function interrupts to "0002" (interrupts disabled) before executing the WAIT instruction.

The peripheral function interrupts are affected by the CM02 bit. If CM02 bit is "0" (peripheral function clocks not turned off during wait mode), all peripheral function interrupts can be used to exit wait mode. If CM02 bit is "1" (peripheral function clocks turned off during wait mode), the peripheral functions using the peripheral function clocks stop operating, so that only the peripheral functions clocked by external signals can be used to exit from wait mode.

Table 6. 3 lists the interrupts to exit wait mode and the usage conditions.

When using a peripheral function interrupt to exit wait mode, set up the following before executing the WAIT instruction.

- 1. In the ILVL2 to ILVL0 bits in the interrupt control register, set the interrupt priority level of the peripheral function interrupt to be used to exit wait mode.
 - Also, for all of the peripheral function interrupts not used to exit wait mode, set the ILVL2 to ILVL0 bits to "0002" (interrupt disable).
- 2. Set the I flag to "1".
- Enable the peripheral function whose interrupt is to be used to exit wait mode.
 In this case, when an interrupt request is generated and the CPU clock is thereby turned on, an interrupt sequence is executed.

The CPU clock turned on when exiting wait mode by a peripheral function interrupt is the same CPU clock that was on when the WAIT instruction was executed.

Table 6.3 Interrupts to Exit Wait Mode and Usage Conditions

Interrupt	CM02=0	CM02=1
Serial I/O interrupt	Can be used when operating with internal or external clock	Can be used when operating with external clock
Key input interrupt	Can be used	Can be used
A-D conversion interrupt	Can be used in one-shot mode	— (Do not use)
Timer X interrupt	Can be used in all modes	Can be used in event counter mode
Timer Y interrupt	Can be used in all modes	Can be used when counting inputs from CNTR1 pin in timer mode
INT interrupt	Can be used	Can be used (INT0 and INT3 can be used if there is no filter.
Voltage detection interrupt	Can be used	Can be used



R8C/11 Group 6.4 Power Control

6.4.3 Stop Mode

In stop mode, all oscillator circuits are turned off, so are the CPU clock and the peripheral function clocks. Therefore, the CPU and the peripheral functions clocked by these clocks stop operating. The least amount of power is consumed in this mode. If the voltage applied to Vcc pin is VRAM or more, the internal RAM is retained.

However, the peripheral functions clocked by external signals keep operating. The following interrupts can be used to exit stop mode.

- Key interrupt
- INT interrupt (INT0 and INT3 can be used only when there is no filter.)
- Timer X interrupt (when counting external pulses in event counter mode)
- Timer Y interrupt (when counting inputs from CNTR1 pin in timer mode)
- Serial I/O interrupt (when external clock is selected)
- Voltage detection interrupt

• Entering Stop Mode

The microcomputer is placed into stop mode by setting the CM10 bit of CM1 register to "1" (all clocks turned off). At the same time, the CM06 bit of CM0 register is set to "1" (divide-by-8 mode) and the CM15 bit of CM10 register is set to "1" (main clock oscillator circuit drive capability high).

Before entering stop mode, set the OCD1 to OCD0 bits to "002" (oscillation stop detection function disable).

Pin Status in Stop Mode

The status before wait mode is retained.

Exiting Stop Mode

The microcomputer is moved out of stop mode by a hardware reset or peripheral function interrupt. When using a hardware reset to exit stop mode, set the ILVL2 to ILVL0 bits for the peripheral function interrupts to "0002" (interrupts disabled) before setting the CM10 bit to "1".

When using a peripheral function interrupt to exit stop mode, set up the following before setting the CM10 bit to "1".

- 1. In the ILVL2 to ILVL0 bits in the interrupt control register, set the interrupt priority level of the peripheral function interrupt to be used to exit stop mode.
 - Also, for all of the peripheral function interrupts not used to exit stop mode, set the ILVL2 to ILVL0 bits to "0002".
- 2. Set the I flag to "1".
- 3. Enable the peripheral function whose interrupt is to be used to exit stop mode. In this case, when an interrupt request is generated and the CPU clock is thereby turned on, an interrupt sequence is executed.

The main clock divided by 8 of the clock which is used right before stop mode is used for the CPU clock when exiting stop mode by a peripheral function interrupt.



R8C/11 Group 6.4 Power Control

Figure 6.6 shows the state transition from normal operation mode to stop mode and wait mode. Figure 6.7 shows the state transition in normal operation mode.




Figure 6.6 State Transition to Stop Mode and Wait Mode

R8C/11 Group 6.4 Power Control




Figure 6.7 State Transition in Normal Operation Mode

6.5 Oscillation Stop Detection Function

The oscillation stop detection function is such that main clock oscillation circuit stop is detected. The oscillation stop detection function can be enabled and disabled by the OCD1 to OCD0 bits in the OCD register.

Table 6.4 lists the specifications of the oscillation stop detection function.

Where the main clock corresponds to the CPU clock source and the OCD1 to OCD0 bits are "112" (oscillation stop detection function enabled), the system is placed in the following state if the main clock comes to a halt:

- The low-speed ring oscillator starts oscillation, and the low-speed ring oscillator clock becomes the clock source for CPU clock and peripheral functions in place of the main clock
- OCD register OCD2 bit = 1 (selecting ring oscillator clock)
- OCD register OCD3 bit = 1 (main clock stopped)
- CM1 register CM14 bit = 0 (low-speed ring oscillator oscillating)
- Oscillation stop detection interrupt request occurs

Table 6.4 Oscillation Stop Detection Function Specifications

Item	Specification
Oscillation stop detectable clock and	$f(X_{IN}) \ge 2 MHz$
frequency bandwidth	
Enabling condition for oscillation stop	Set OCD1 to OCD0 bits to "112" (oscillation stop detection
detection function	function enabled)
	Set HR01 bit in HR0 register to "0" (low-speed ring oscillator
	selected)
Operation at oscillation stop detection	Oscillation stop detection interrupt occurs

6.5.1 How to Use Oscillation Stop Detection Function

- The oscillation stop detection interrupt shares the vector with the watchdog timer interrupt. If the oscillation stop detection and watchdog timer interrupts both are used, the interrupt source must be determined. Figure 6.5 shows how to determine the interrupt source with the oscillation stop detection interrupt processing program.
- Where the main clock re-oscillated after oscillation stop, the clock source for the CPU clock and peripheral functions must be switched to the main clock in the program.
 - Figure 6.8 shows the procedure for switching the clock source from the low-speed ring oscillator to the main clock.
- To enter wait mode while using the oscillation stop detection function, set the CM02 bit to "0" (peripheral function clocks not turned off during wait mode).
- Since the oscillation stop detection function is provided in preparation for main clock stop due to
 external factors, set the OCD1 to OCD0 bits to "002" (oscillation stop detection function disabled)
 where the main clock is stopped or oscillated in the program, that is where the stop mode is selected
 or the CM05 bit is altered.
- This function cannot be used if the main clock frequency is 2 MHz or less. In that case, set the OCD1 to OCD0 bits to "002" (oscillation stop detection function disabled).
- The HR01 bit in the HR0 register should be set to "0" (low-speed ring oscillator selected) before setting the OCD1 to OCD0 bits to "112" (oscillation stop detection function enabled). When the HR01 bit is set to "1" (high-speed ring oscillator selected), the OCD1 to OCD0 bits should be set to "002" (oscillation stop detection function disabled).



Table 6.5 Determination of Interrupt Source (Oscillation Stop Detection or Watchdog Timer Interrupt)

Generated Interrupt Source	Bit showing interrupt source	
Oscillation stop detection	(a) The OCD3 bit in the OCD register = 1	
((a) or (b))	(b) The OCD1 to OCD0 bits in the OCD register = 112 and the	
	OCD2 bit = 1	
Watchdog timer	The D43 bit in the D4INT register = 1	
Voltage detection	The D42 bit in the D4INT register = 1	




Figure 6.8 Switching Clock Source From Low-speed Ring Oscillator to Main Clock

R8C/11 Group 7. Protection

7. Protection

In the event that a program runs out of control, this function protects the important registers so that they will not be rewritten easily. Figure 7.1 shows the PRCR register. The following lists the registers protected by the PRCR register.

- Registers protected by PRC0 bit: CM0, CM1, and OCD, HR0, HR1 registers
- Registers protected by PRC1 bit: PM0 and PM1 registers
- Registers protected by PRC2 bit: PD0 register
- Registers protected by PRC3 bit: VCR2 and D4INT registers

Set the PRC2 bit to "1" (write enabled) and then write to any address, and the PRC2 bit will be set to "0" (write protected). The registers protected by the PRC2 bit should be changed in the next instruction after setting the PRC2 bit to "1". Make sure no interrupts will occur between the instruction in which the PRC2 bit is set to "1" and the next instruction. The PRC0 and PRC1 bits are not automatically set to "0" by writing to any address. They can only be set to "0" in a program.




Figure 7.1 PRCR Register

R8C/11 Group 8. Processor Mode

8. Processor Mode

8.1 Types of Processor Mode

The processor mode is single-chip mode. Table 8.1 shows the features of the processor mode. Figure 8.1 shows the PM0 and PM1 register.

Table 8.1 Features of Processor Mode

Processor mode	Access space	Pins which are assigned I/O ports
Single-chip mode	SFR, internal RAM, internal ROM	All pins are I/O ports or peripheral function I/O pins




Figure 8.1 PM0 Register and PM1 Register

R8C/11 Group 9. Bus

9. Bus

During access, the ROM/RAM and the SFR have different bus cycles. Table 9.1 shows bus cycles for access space.

The ROM/RAM and SFR are connected to the CPU through an 8-bit bus. When accessing in word (16 bits) units, these spaces are accessed twice in 8-bit units. Table 9.2 shows bus cycles in each access space.

Table 9.1 Bus Cycles for Access Space

Access space	Bus cycle
SFR	2 CPU clock cycles
ROM/RAM	1 CPU clock cycles

Table 9.2 Access Unit and Bus Operation

TUDIO J.E ACCO	ss officially bus operation	
Space	SFR	ROM/RAM
Even address byte access	CPU clock	CPU clock
Add address byte access	CPU clock Odd X Data Data X	CPU clock
Even address word access	CPU clock Even Even+1	CPU clock
Add address word access	CPU clock	CPU clock Address Odd Odd+1 Data Address Data

10. Interrupt

10.1 Interrupt Overview

10.1.1 Type of Interrupts

Figure 10.1 shows types of interrupts.




Figure 10.1 Interrupts

- Maskable Interrupt: An interrupt which can be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority <u>can be changed</u> by priority level.
- Non-maskable Interrupt: An interrupt which cannot be enabled (disabled) by the interrupt enable flag
 (I flag) or whose interrupt priority <u>cannot be changed</u> by priority level.

10.1.2 Software Interrupts

A software interrupt occurs when executing certain instructions. Software interrupts are nonmaskable interrupts.

Undefined Instruction Interrupt

An undefined instruction interrupt occurs when executing the UND instruction.

Overflow Interrupt

An overflow interrupt occurs when executing the INTO instruction with the O flag set to "1" (the operation resulted in an overflow). The following are instructions whose O flag changes by arithmetic:

ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, SUB

BRK Interrupt

A BRK interrupt occurs when executing the BRK instruction.

• INT Instruction Interrupt

An INT instruction interrupt occurs when executing the INT instruction. Software interrupt Nos. 0 to 63 can be specified for the INT instruction. Because software interrupt Nos. 4 to 31 are assigned to peripheral function interrupts, the same interrupt routine as for peripheral function interrupts can be executed by executing the INT instruction.

In software interrupt Nos. 0 to 31, the U flag is saved to the stack during instruction execution and is cleared to "0" (ISP selected) before executing an interrupt sequence. The U flag is restored from the stack when returning from the interrupt routine. In software interrupt Nos. 32 to 63, the U flag does not change state during instruction execution, and the SP then selected is used.



10.1.3 Hardware Interrupts

Hardware interrupts are classified into two types — special interrupts and peripheral function interrupts.

(1) Special Interrupts

Special interrupts are non-maskable interrupts.

Watchdog Timer Interrupt

Generated by the watchdog timer. Once a watchdog timer interrupt is generated, be sure to initialize the watchdog timer. For details about the watchdog timer, refer to Chapter 11, "Watchdog Timer."

Oscillation Stop Detection Interrupt

Generated by the oscillation stop detection function. For details about the oscillation stop detection function, refer to Chapter 6, "Clock Generation Circuit."

Voltage Detection Interrupt

Generated by the voltage detection circuit. For details about the voltage detection circuit, refer to Section 5.2, "Voltage Detection Circuit."

Single-step Interrupt

Do not normally use this interrupt because it is provided exclusively for use by development support tools.

Address Match Interrupt

An address match interrupt is generated immediately before executing the instruction at the address indicated by the RMAD0 to RMAD1 register that corresponds to one of the AIER register's AIER0 or AIER1 bit which is "1" (address match interrupt enabled). For details about the address match interrupt, refer to Section 10.4, "Address Match Interrupt."

(2) Peripheral Function Interrupts

Peripheral function interrupts are maskable interrupts and generated by the microcomputer's internal functions. The interrupt sources for peripheral function interrupts are listed in Table 10.2. "Relocatable Vector Tables". For details about the peripheral functions, refer to the description of each peripheral function in this manual.



10.1.4 Interrupts and Interrupt Vector

One interrupt vector consists of 4 bytes. Set the start address of each interrupt routine in the respective interrupt vectors. When an interrupt request is accepted, the CPU branches to the address set in the corresponding interrupt vector. Figure 10.2 shows the interrupt vector.




Figure 10.2 Interrupt Vector

Fixed Vector Tables

The fixed vector tables are allocated to the addresses from 0FFDC16 to 0FFFF16. Table 10.1 lists the fixed vector tables. In the flash memory version of microcomputer, the vector addresses (H) of fixed vectors are used by the ID code check function. For details, refer to Section 17.3, "Functions to Prevent Flash Memory from Rewriting."

Table 10.1 Fixed Vector Tables

Interrupt source	Vector addresses	Remarks	Reference
	Address (L) to address (H)		
Undefined instruction	0FFDC16 to 0FFDF16	Interrupt on UND instruction	R8C series software
Overflow	0FFE016 to 0FFE316	Interrupt on INTO instruction	manual
BRK instruction	0FFE416 to 0FFE716	If the contents of address 0FFE716 is FF16, program execution starts from the address shown by the vector in the relocatable vector table.	
Address match	0FFE816 to 0FFEB16		Address match interrupt
Single step ¹	0FFEC16 to 0FFEF16		
Watchdog timerOscillation stop detectionVoltage detection	0FFF016 to 0FFF316		Watchdog timer Clock generation circuit Voltage detection circuit
(Reserved)	0FFF416 to 0FFF716		
(Reserved)	0FFF816 to 0FFFB16		
Reset	0FFFC16 to 0FFFF16		Reset

Note: Do not normally use this interrupt because it is provided exclusively for use by development support tools.

• Relocatable Vector Tables

The 256 bytes beginning with the start address set in the INTB register comprise a reloacatable vector table area. Table 10.2 lists interrupts and vector tables located in the relocatable vector table.

Table 10.2 Interrupt and Vector Tables in Relocatable Vector Tables

Interrupt source	Vector address ¹ Address (L) to address (H)	Software interrupt number	Reference
BRK instruction ²	+0 to +3 (000016 to 000316)	0	R8C/Tiny Series
(Reserved)		1 to 12	software manual
Key input interrupt	+52 to +55 (003416 to 003716)	13	Key input interrupt
A-D	+56 to +59 (003816 to 003B16)	14	A-D converter
——— (Reserved)		15	
Compare 2	+64 to +67 (004016 to 004316)	16	Timer C
UART0 transmit	+68 to +71 (004416 to 004716)	17	
UART0 receive	+72 to +75 (0048 16 to 004B16)	18	0 - 2 - 11/0
UART1 transmit	+76 to +79 (004C 16 to 004F16)	19	Serial I/O
UART1 receive	+80 to +83 (005016 to 005316)	20	
ĪNT2	+84 to +87 (005416 to 005716)	21	INT interrupt
Timer X	+88 to +91 (005816 to 005B16)	22	Timer X
Timer Y	+92 to +95 (005C 16 to 005F16)	23	Timer Y
Timer Z	+96 to +99 (006016 to 006316)	24	Timer Z
ĪNT1	+100 to +103 (006416 to 006716)	25	TNIT : .
ĪNT3	+104 to +107 (0068 16 to 006B16)	26	INT interrupt
Timer C	+108 to +111 (006C 16 to 006F16)	27	Timer C
Compare 1	+112 to +115 (0070 16 to 007316)	28	Timer C
ĪNT0	+116 to +119 (007416 to 007716)	29	INT interrupt
——— (Reserved)		30	
(Reserved)		31	
Software interrupt ²	+128 to +131 (0080 16 to 008316) to +252 to +255 (00FC 16 to 00FF16)	32 to 63	R8C/Tiny Series software manual

Notes:


- 1. Address relative to address in INTB.
- 2. These interrupts cannot be disabled using the I flag.


10.1.5 Interrupt Control

The following describes how to enable/disable the maskable interrupts, and how to set the priority in which order they are accepted. What is explained here does not apply to nonmaskable interrupts. Use the FLG register's I flag, IPL, and each interrupt control register's ILVL2 to ILVL0 bits to enable/disable the maskable interrupts. Whether an interrupt is requested is indicated by the IR bit in each interrupt control register.

Figure 10.3 shows the interrupt control registers.







^{1.} Only "0" can be written to the IR bit. (Do not write "1").

Figure 10.3 Interrupt Control Registers

^{2.} To rewrite the interrupt control register, do so at a point that does not generate the interrupt request for that register. Refer to the paragraph 1.2.6 "Changing Interrupt Control Registers" in the Usage Notes Reference Book.

3. If the INTOPL bit in the INTEN register is set to "1" (both edges), set the POL bit to "0" (selecting falling edge).

^{4.} The IR bit may be set to "1" (interrupt requested) when the POL bit is rewritten. Refer to the paragraph 1.2.5 "Changing Interrupt Source" in the Usage Notes Reference Book.

• I Flag

The I flag enables or disables the maskable interrupt. Setting the I flag to "1" (enabled) enables the maskable interrupt. Setting the I flag to "0" (disabled) disables all maskable interrupts.

• IR Bit

The IR bit is set to "1" (interrupt requested) when an interrupt request is generated. Then, when the interrupt request is accepted and the CPU branches to the corresponding interrupt vector, the IR bit is cleared to "0" (= interrupt not requested).

The IR bit can be cleared to "0" in a program. Note that do not write "1" to this bit.

ILVL2 to ILVL0 Bits and IPL

Interrupt priority levels can be set using the ILVL2 to ILVL0 bits.

Table 10.3 shows the settings of interrupt priority levels and Table 10.4 shows the interrupt priority levels enabled by the IPL.

The following are conditions under which an interrupt is accepted:

- \cdot I flag = 1
- \cdot IR bit = 1
- · interrupt priority level > IPL

The I flag, IR bit, ILVL2 to ILVL0 bits and IPL are independent of each other. In no case do they affect one another.

Table 10.3 Settings of Interrupt Priority Levels

ILVL2 to ILVL0 bits	Interrupt priority level	Priority order
0002	Level 0 (interrupt disabled)	
0012	Level 1	Lowest
0102	Level 2	
0112	Level 3	
1002	Level 4	
1012	Level 5	
1102	Level 6	
1112	Level 7	Highest

Table 10.4 Interrupt Priority Levels Enabled by IPL

IPL	Enabled interrupt priority levels
0002	Interrupt levels 1 and above are enabled
0012	Interrupt levels 2 and above are enabled
0102	Interrupt levels 3 and above are enabled
0112	Interrupt levels 4 and above are enabled
1002	Interrupt levels 5 and above are enabled
1012	Interrupt levels 6 and above are enabled
1102	Interrupt levels 7 and above are enabled
1112	All maskable interrupts are disabled

Interrupt Sequence

An interrupt sequence — what are performed over a period from the instant an interrupt is accepted to the instant the interrupt routine is executed — is described here.

If an interrupt occurs during execution of an instruction, the processor determines its priority when the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt occurs during execution of either the SMOVB, SMOVF, SSTR or RMPA instruction, the processor temporarily suspends the instruction being executed, and transfers control to the interrupt sequence.

The CPU behavior during the interrupt sequence is described below. Figure 10.4 shows time required for executing the interrupt sequence.

- (1) The CPU gets interrupt information (interrupt number and interrupt request priority level) by reading the address 0000016. Then it clears the IR bit for the corresponding interrupt to "0" (interrupt not requested).
- (2) The FLG register immediately before entering the interrupt sequence is saved to the CPU's internal temporary register^(Note).
- (3) The I, D and U flags in the FLG register become as follows:
 - The I flag is cleared to "0" (interrupts disabled).
 - The D flag is cleared to "0" (single-step interrupt disabled).
 - The U flag is cleared to "0" (ISP selected).
 - However, the U flag does not change state if an INT instruction for software interrupt Nos. 32 to 63 is executed.
- (4) The CPU's internal temporary register (Note) is saved to the stack.
- (5) The PC is saved to the stack.
- (6) The interrupt priority level of the accepted interrupt is set in the IPL.
- (7) The start address of the relevant interrupt routine set in the interrupt vector is stored in the PC.

After the interrupt sequence is completed, the processor resumes executing instructions from the start address of the interrupt routine.

Note: This register cannot be used by user.




Figure 10.4 Time Required for Executing Interrupt Sequence

• Interrupt Response Time

Figure 10.5 shows the interrupt response time. The interrupt response or interrupt acknowledge time denotes a time from when an interrupt request is generated till when the first instruction in the interrupt routine is executed. Specifically, it consists of a time from when an interrupt request is generated till when the instruction then executing is completed (see #a in Figure 10.5) and a time during which the interrupt sequence is executed (20 cycles, see #b in Figure 10.5).




Figure 10.5 Interrupt Response Time

Variation of IPL when Interrupt Request is Accepted

When a maskable interrupt request is accepted, the interrupt priority level of the accepted interrupt is set in the IPL.

When a software interrupt or special interrupt request is accepted, one of the interrupt priority levels listed in Table 10.5 is set in the IPL. Shown in Table 10.5 are the IPL values of software and special interrupts when they are accepted.

Table 10.5 IPL Level That Is Set to IPL When A Software or Special Interrupt Is Accepted

Interrupt sources	Level that is set to IPL
Watchdog timer, oscillation stop detection, voltage detection	7
Software, address match, single-step	Not changed

Saving Registers

In the interrupt sequence, the FLG register and PC are saved to the stack.

At this time, the 4 high-order bits in the PC and the 4 high-order (IPL) and 8 low-order bits in the FLG register, 16 bits in total, are saved to the stack first. Next, the 16 low-order bits in the PC are saved. Figure 10.6 shows the stack status before and after an interrupt request is accepted.

The other necessary registers must be saved in a program at the beginning of the interrupt routine. Use the PUSHM instruction, and all registers except SP can be saved with a single instruction.




Figure 10.6 Stack Status Before and After Acceptance of Interrupt Request

The registers are saved in four steps, 8 bits at a time. Figure 10.7 shows the operation of the saving registers.

Note: When any INT instruction in software numbers 32 to 63 has been executed, this is the SP indicated by the U flag. Otherwise, it is the ISP.




Figure 10.7 Operation of Saving Register

• Returning from an Interrupt Routine

The FLG register and PC in the state in which they were immediately before entering the interrupt sequence are restored from the stack by executing the REIT instruction at the end of the interrupt routine. Thereafter the CPU returns to the program which was being executed before accepting the interrupt request.

Return the other registers saved by a program within the interrupt routine using the POPM or similar instruction before executing the REIT instruction.

• Interrupt Priority

If two or more interrupt requests are generated while executing one instruction, the interrupt request that has the highest priority is accepted.

For maskable interrupts (peripheral functions), any desired priority level can be selected using the ILVL2 to ILVL0 bits. However, if two or more maskable interrupts have the same priority level, their interrupt priority is resolved by hardware, with the highest priority interrupt accepted.

The watchdog timer and other special interrupts have their priority levels set in hardware. Figure 10.8 shows the priorities of hardware interrupts.

Software interrupts are not affected by the interrupt priority. If an instruction is executed, control branches invariably to the interrupt routine.

Reset > WDT/Oscillation stop detection/Voltage detection > Peripheral function > Single step > Address match

Figure 10.8 Hardware Interrupt Priority

• Interrupt Priority Resolution Circuit

The interrupt priority resolution circuit is used to select the interrupt with the highest priority among those requested.

Figure 10.9 shows the circuit that judges the interrupt priority level.




Figure 10.9 Interrupts Priority Select Circuit

R8C/11 Group 10.2 INT Interrupt

10.2 INT Interrupt

10.2.1 INTO Interrupt

INT0 interrupt is triggered by an INT0 input. When using INT0 interrupts, the INT0EN bit in the INTEN register must be set to "1" (enabling). The edge polarity is selected using the INT0PL bit in the INTEN register and the POL bit in the INT0IC register. The IR bit may be set to "1" (interrupt requested) after changing the INT0PL or POL bit. The IR bit must be set to "0" (interrupt not requested) after changing the INT0PL and POL bits.

Inputs can be passed through a digital filter with three different sampling clocks.

Figure 10.10 shows the INTEN and INTOF registers.




Figure 10.10 INTEN Register and INT0F Register

R8C/11 Group 10.2 INT Interrupt

10.2.2 INTO Input Filter

The INT0 input has a digital filter which can be sampled by one of three sampling clocks. The sampling clock is selected using the INT0F1 to INT0F0 bits in the INT0F register. The IR bit in the INT0IC register is set to "1" (interrupt requested) when the sampled input level matches three times. When the INT0F1 to INT0F0 bits are set to "012", "102", or "112", the P4_5 bit in the P4 register indicates the filtered value.

Figure 10.11 shows the INT0 input filter configuration. Figure 10.12 shows an operation example of INT0 input filter.




Figure 10.11 INTO Input Filter




Figure 10.12 Operation Example of INT0 Input Filter

R8C/11 Group 10.2 INT Interrupt

10.2.3 INT1 Interrupt and INT2 Interrupt

INT1 interrupts are triggered by INT1 inputs. The edge polarity is selected with the R0EDG bit in the TXMR register. The INT1 pin can be used only when the Timer X is in timer mode because the INT1 pin shares the same pin with the CNTR0 pin.

INT2 interrupts are triggered by INT2 inputs. The edge polarity is selected with the R1EDG bit in the TYZMR register. The INT2 pin can be used only when the Timer Y is in timer mode because the INT2 pin shares the same pin with the CNTR1 pin.

Figure 10.13 shows the TXMR and TYZMR registers when using INT1 and INT2 interrupts.




Figure 10.13 TXMR Register and TYZMR Register when INT1 and INT2 Interrupt Used

The IR bit in the INT2IC may be set to "1" (interrupt requested) when the R1EDG bit is rewritten.
 Refer to the paragraph 19.2.5 "Changing Interrupt Source" in the Usage Notes Reference Book.

10.2 INT Interrupt R8C/11 Group

10.2.4 INT3 Interrupt


INT3 interrupts are triggered by INT3 inputs. The TCC07 bit in the TCC0 register should be se to "0" (INT3). The INT3 input has a digital filter which can be sampled by one of three sampling clocks. The sampling clock is selected using the TCC11 to TCC10 bits in the TCC1 register. The IR bit in the INT3IC register is set to "1" (interrupt requested) when the sampled input level matches three times. The P3_3 bit in the P3 register indicates the previous value before filtering regardless of values set in the TCC11 to TCC10 bits.

When setting the TCC07 bit to "1" (fRING128), INT3 interrupts are triggered by fRING128 clock. The IR bit in the INT3IC register is set to "1" (interrupt requested) every fRING128 clock cycle or every half fRING128 clock cycle.

Figure 10.14 shows the TCC0 and TCC1 registers.



R8C/11 Group 10.2 INT Interrupt






Figure 10.14 TCC0 Register and TCC1 Register

Input is recognized only when the same value from INT3 pin is sampled three times in succession.
 The TCC00 bit in the TCC0 register should be set to "0" (count stop) when rewriting the TCC13 bit.
 The TCC12 and TCC14 to TCC17 should be set to "0" when the TCC13 bit is "0" (input capture mode).

Notes:

10.3 Key Input Interrupt

A key input interrupt is generated on an input edge of any of the $\overline{\text{K10}}$ to $\overline{\text{K13}}$ pins. Key input interrupts can be used as a key-on wakeup function to exit wait or stop mode. $\overline{\text{K1i}}$ input can be enabled or disabled selecting with the KliEN (i=0 to 3) bit in the KlEN register. The edge polarity can be rising edge or falling edge selecting with the KliPL bit in the KlEN register. Note, however, that while input on any $\overline{\text{Kli}}$ pin which has had the KliPL bit set to "0" (falling edge) is pulled low, inputs on all other pins of the port are not detected as interrupts. Similarly, while input on any $\overline{\text{Kli}}$ pin which has had the KliPL bit set to "1" (rising edge) is pulled high, inputs on all other pins of the port are not detected as interrupts.

Figure 10.15 shows a block diagram of the key input interrupt.




Figure 10.15 Key Input Interrupt




Figure 10.16 KIEN Register

10.4 Address Match Interrupt

An address match interrupt is generated immediately before executing the instruction at the address indicated by the RMADi register (i=0, 1). Set the start address of any instruction in the RMADi register. Use the AIER0 and AIER1 bits in the AIER register to enable or disable the interrupt. Note that the address match interrupt is unaffected by the I flag and IPL.

The value of the PC that is saved to the stack when an address match interrupt is acknowledged varies depending on the instruction at the address indicated by the RMAD i register (see the paragraph "register saving" for the value of the PC). Not appropriate return address is pushed on the stack. There are two ways to return from the address match interrupt as follows:

- Change the content of the stack and use a REIT instruction.
- Use an instruction such as POP to restore the stack as it was before an interrupt request was acknowledged. And then use a jump instruction.

Table 10.6 lists the value of the PC that is saved to the stack when an address match interrupt is acknowledged.

Figure 10.17 shows the AIER, and RMAD1 to RMAD0 registers.

Table 10.6 Value of PC Saved to Stack when Address Match Interrupt Acknowledged

Address indicated by RMADi register (i=0,1)	PC value saved ^{Note}		
16-bit operation code instruction	Address indicated by		
Instruction shown below among 8-bit operation code instructions	RMADi register + 2		
ADD.B:S #IMM8,dest SUB.B:S #IMM8,dest AND.B:S #IMM8	3,dest		
OR.B:S #IMM8,dest MOV.B:S #IMM8,dest STZ.B:S #IMM8	3,dest		
STNZ.B:S #IMM8,dest STZX.B:S #IMM81,#IMM82,dest			
CMP.B:S #IMM8,dest PUSHM src POPM dest			
JMPS #IMM8 JSRS #IMM8			
MOV.B:S #IMM,dest (However, dest = A0 or A1)			
Instructions other than the above	Address indicated by		
	RMADi register + 1		

Note: See the paragraph "saving registers" for the PC value saved.

Table 10.7 Relationship Between Address Match Interrupt Sources and Associated Registers

Address match interrupt sources	Address match interrupt enable bit	Address match interrupt register
Address match interrupt 0	AIER0	RMAD0
Address match interrupt 1	AIER1	RMAD1




Figure 10.17 AIER Register and RMAD0 to RMAD1 Registers

R8C/11 Group 11. Watchdog Timer

11. Watchdog Timer

The watchdog timer is the function of detecting when the program is out of control. Therefore, we recommend using the watchdog timer to improve reliability of a system. The watchdog timer contains a 15-bit counter which counts down the clock derived by dividing the CPU clock using the prescaler. Whether to generate a watchdog timer interrupt request or apply a watchdog timer reset as an operation to be performed when the watchdog timer underflows after reaching the terminal count can be selected using the PM12 bit in the PM1 register. The PM12 bit can only be set to "1" (reset). Once this bit is set to "1", it cannot be set to "0" (watchdog timer interrupt) in a program. Refer to Section 5.1.5, "Watchdog Timer Reset" for details.

The divide-by-N value for the prescaler can be chosen to be 16 or 128 with the WDC7 bit in the WDC register. The period of watchdog timer can be calculated as given below. The period of watchdog timer is, however, subject to an error due to the prescaler.

For example, when CPU clock = 16 MHz and the divide-by-N value for the prescaler= 16, the watchdog timer period is approx. 32.8 ms.

Note that the watchdog timer and the prescaler both are inactive after reset, so that the watchdog timer is activated to start counting by writing to the WDTS register. After that, the watchdog timer is initialized by writing to the WDTR register and the counting continues.

In stop mode and wait mode, the watchdog timer and prescaler are stopped. Counting is resumed from the held value when the modes or state are released.

Figure 11.1 shows the block diagram of the watchdog timer. Figure 11.2 shows the watchdog timer-related registers.




Figure 11.1 Watchdog Timer Block Diagram

R8C/11 Group 11. Watchdog Timer




Figure 11.2 WDC Register, WDTR Register, and WDTS Register

R8C/11 Group 12. Timers

12. Timers

The microcomputer has three 8-bit timers and one 16-bit timer. The three 8-bit timers are Timer X, Timer Y, and Timer Z and each one has an 8-bit prescaler. The 16-bit timer is Timer C and has input capture and output compare. All these timers function independently. The count source for each timer is the operating clock that regulates the timing of timer operations such as counting and reloading.

Table 12.1 lists functional comparison.

Table 12.1 Functional Comparison

Item		Timer X	Timer Y	Timer Z	Timer C
Configuration		8-bit timer	8-bit timer	8-bit timer	16-bit
		with 8-bit	with 8-bit	with 8-bit	free-run
		prescaler	prescaler	prescaler	timer
Count		Down	Down	Down	Up
Count sour	ce	•f1	•f1	•f1	•f1
		•f2	•f8	•f2	•f8
		•f8	•fring	•f8	•f32
		•f32	•Input from	•Timer Y	•fRING-fast
			CNTR1 pin	underflow	
Function	Timer mode	provided	provided	provided	not provided
	Pulse output mode	provided	not provided	not provided	not provided
	Event counter mode	provided	provided ¹	not provided	not provided
	Pulse width				
	measurement mode	provided	not provided	not provided	not provided
	Pulse period				
	measurement mode	provided	not provided	not provided	not provided
	Programmable waveform				
	generation mode	not provided	provided	provided	not provided
	Programmable one-shot				
	generation mode	not provided	not provided	provided	not provided
	Programmable wait				
	one-shot generation mode	not provided	not provided	provided	not provided
	Input capture mode	not provided	not provided	not provided	provided
	Output compare mode	not provided	not provided	not provided	provided
Input pin		CNTR ₀	CNTR ₁	INT ₀	TCIN
Output pin		CNTR ₀			CMP00 to CMP02
		CNTR ₀	CNTR ₁	TZOUT	CMP10 to CMP12
Related int	errupt	Timer X int	Timer Y int	Timer Z int	Timer C int
		INT1 int	INT2 int	INT0 int	INT3 int
					compare 0 int
					compare 1 int
Timer stop		provided	provided	provided	provided

Note: Select the input from the CNTR1 pin as a count source of timer mode.

12.1 Timer X

The Timer X is an 8-bit timer with an 8-bit prescaler. Figure 12.1 shows the block diagram of Timer X. Figures 12.2 and 12.3 show the Timer X-related registers.

The Timer X has five operation modes listed as follows:

• Timer mode: The timer counts an internal count source (clock source).

Pulse output mode: The timer counts an internal count source and outputs the pulses

whose polarity is inverted at the timer the timer underflows.

• Event counter mode: The timer counts external pulses.

Pulse width measurement mode: The timer measures an external pulse's pulse width.

• Pulse period measurement mode: The timer measures an external pulse's period.





Figure 12.1 Timer X Block Diagram



Refer to the paragraph 19.2.5 "Changing Interrupt Source" in the Usage Notes Reference Book.

Figure 12.2 TXMR Register




Figure 12.3 PREX Register, TX Register, and TCSS Register

12.1.1 Timer Mode

In this mode, the timer counts an internally generated count source (See "Table 12.2 Timer Mode Specifications"). Figure 12.4 shows the TXMR register in timer mode.

Table 12.2 Timer Mode Specifications

Item	Specification
Count source	f1, f2, f8, f32
Count operation	Down-count
	When the timer underflows, it reloads the reload register contents before continuing
	counting
Divide ratio	1/(n+1)(m+1) n: set value of PREX register, m: set value of TX register
Count start condition	Write "1" (count start) to TXS bit in TXMR register
Count stop condition	Write "0" (count stop) to TXS bit in TXMR register
Interrupt request generation timing	When Timer X underflows [Timer X interruption]
INT1/CNTR ₀ pin function	Programmable I/O port, or INT1 interrupt input
CNTR ₀ pin function	Programmable I/O port
Read from timer	Count value can be read by reading TX register
	Same applies to PREX register.
Write to timer	Value written to TX register is written to both reload register and counter.
	Same applies to PREX register.




Figure 12.4 TXMR Register in Timer Mode

12.1.2 Pulse Output Mode

In this mode, the timer counts an internally generated count source, and outputs from the CNTR0 pin a pulse whose polarity is inverted each time the timer underflows (See "Table 12.3 Pulse Output mode Specifications"). Figure 12.5 shows TXMR register in pulse output mode.

Table 12.3 Pulse Output Mode Specifications

Item	Specification
Count source	f1, f2, f8, f32
Count operation	Down-count
	When the timer underflows, it reloads the reload register contents before continuing counting
Divide ratio	1/(n+1)(m+1) n: set value of PREX register, m: set value of TX register
Count start condition	Write "1" (count start) to TXS bit in TXMR register
Count stop condition	Write "0" (count stop) to TXS bit in TXMR register
Interrupt request	When Timer X underflows [Timer X interruption]
generation timing	• Rising (R0EDG=0) or falling (R0EDG=1) of CNTRo output [INT1 interrupt]
INT1/CNTR ₀ pin function	Pulse output
CNTR ₀ pin function	Programmable I/O port or inverted output of CNTRo
Read from timer	Count value can be read by reading TX register.
	Same applies to PREX register.
Write to timer	Value written to TX register is written to both reload register and counter.
	Same applies to PREX register.
Select function	Inverted pulse output function
	The polarity of CNTR0 output pulse can be reversed with TXOCNT bit
	INT1/CNTRo polarity switching function
	Polarity level at starting of pulse output can be selected with R0EDG bit




Figure 12.5 TXMR Register in Pulse Output Mode

12.1.3 Event Counter Mode

In this mode, the timer counts an external signal fed to INT1/CNTR0 pin (See "Table 12.4 Event Counter Mode Specifications"). Figure 12.6 shows TXMR register in event counter mode.

Table 12.4 Event Counter Mode Specifications

Item	Specification
Count source	External signals fed to CNTRo pin (Active edge is selected by program)
Count operation	Down count
	• When the timer underflows, it reloads the reload register contents before continuing
	counting
Divide ratio	1/(n+1)(m+1) n: set value of PREX register, m: set value of TX register
Count start condition	Write "1" (count start) to TXS bit in TXMR register
Count stop condition	Write "0" (count stop) to TXS bit in TXMR register
Interrupt request	When Timer X underflows [Timer X interrupt]
generation timing	CNTR ₀ input count edges [INT1 interrupt]
INT1/CNTR ₀ pin function	Count source input
CNTR ₀ pin function	Programmable I/O port
Read from timer	Count value can be read by reading TX register
	Same applies to PREX register.
Write to timer	Value written to TX register is written to both reload register and counter.
	Same applies to PREX register.
Select function	INT1/CNTRo polarity switching function
	Active edge of count source can be selected with R0EDG.





Figure 12.6 TXMR Register in Event Counter Mode

12.1.4 Pulse Width Measurement Mode

In this mode, the timer measures the pulse width of an external signal fed to INT1/CNTR0 pin (See "Table 12.5 Pulse Width Measurement Mode Specifications"). Figure 12.7 shows the TXMR register in pulse width measurement mode. Figure 12.8 shows an operation example in pulse width measurement mode.

Table 12.5 Pulse Width Measurement Mode Specifications

Item	Specification
Count source	f1, f2, f8, f32
Count operation	Down-count
	• Continuously counts the selected signal only when the measurement pulse is "H" level, or conversely only "L" level.
	When the timer underflows, it reloads the reload register contents before continuing counting
Count start condition	Write "1" (count start) to TXS bit in TXMR register
Count stop condition	Write "0" (count stop) to TXS bit in TXMR register
Interrupt request	When Timer X underflows [Timer X interruption]
generation timing	Rising or falling of CNTR0 input (end of measurement period) [INT1 interrupt]
INT1/CNTR ₀ pin function	Measurement pulse input
CNTR ₀ pin function	Programmable I/O port
Read from timer	Count value can be read by reading TX register
	Same applies to PREX register.
Write to timer	Value written to TX register is written to both reload register and counter.
	Same applies to PREX register.
Select function	INT1/CNTR ₀ polarity switching function
	Active edge of count source can be selected with R0EDG.






Figure 12.8 Operation Example in Pulse Width Measurement Mode


12.1.5 Pulse Period Measurement Mode

In this mode, the timer measures the pulse period of an external signal fed to INT1/CNTR0 pin (See "Table 12.6 Pulse Period Measurement Mode Specifications"). Figure 12.9 shows the TXMR register in pulse period measurement mode. Figure 12.10 shows an operation example in pulse period measurement mode.

Table 12.6 Pulse Period Measurement Mode Specifications


Item	Specification
Count source	f1, f2, f8, f32
Count operation	Down-count
	After an active edge of measurement pulse is input, contents in the read-out buffer is
	retained in the first underflow of prescaler X. Then the timer X reloads contents in the
	reload register in the second underflow of prescaler X and continues counting.
Count start condition	Write "1" (count start) to TXS bit in TXMR register
Count stop condition	Write "0" (count stop) to TXS bit in TXMR register
Interrupt request	When Timer X underflows or reloads [Timer X interrupt]
generation timing	Rising or falling of CNTR0 input (end of measurement period) [INT1 interrupt]
INT1/CNTR ₀ pin function	Measurement pulse input ¹
CNTR ₀ pin function	Programmable I/O port
Read from timer	Contents in the read-out buffer can be read by reading TX register. The value retained in
	the read-out buffer is released by reading TX register.
Write to timer	Value written to TX register is written to both reload register and counter.
	Same applies to PREX register.
Select function	INT1/CNTR0 polarity switching function
	Measurement period of input pulse can be selected with R0EDG bit.

Note: The period of input pulse must be longer than twice the period of prescaler X. Longer pulse for H width and L width than the prescaler X period must be input. If shorter pulse than the period is input to the CNTR0 pin, the input may be disabled.



Refer to the paragraph 19.2.5 "Changing Interrupt Source" in the Usage Notes Reference Book.

2. TXEDG and TXUND bits are set to "0" by writing a "0" in a program. (Writing a "1" has no effect.)



Conditions: A period from one rising edge to the next rising edge of measurement pulse is measured (R0EDG=0) with TX register initial value=0F16.

Notes:

- 1. The contents of the read-out buffer can be read when the TX register is read in pulse period measurement mode.
- 2. After an active edge of measurement pulse is input, the TXEDG bit in the TXMR register is set to "1" (active edge found) when the prescaler X underflows for the second time.
- 3. The TX register should be read before the next active edge is input after the TXEDG bit is set to "1" (active edge found). The contents in the read-out buffer is retained until the TX register is read. If the TX register is not read before the next active edge is input, the measured result of the previous period is retained.
- 4. When set to "0" by program, use a MOV instruction to write "0" to the TXEDG in the TXMR register. At the same time, write "1" to the TXUND bit.
- 5. When set to "0" by program, use a MOV instruction to write "0" to the TXUND in the TXMR register. At the same time, write "1" to the TXEDG bit.
- 6. The TXUND and TXEDG bits are both set to "1" if the timer underflows and reloads on an active edge simultaneously. In this case, the validity of the TXUND bit should be determined by the contents of the read-out buffer.

Figure 12.10 Operation Example in Pulse Period Measurement Mode

12.2 Timer Y

Timer Y is an 8-bit timer with an 8-bit prescaler and has two reload registers-Timer Y Primary and Timer Y Secondary. Figure 12.11 shows a block diagram of Timer Y. Figures 12.12 to 12.14 show the TYZMR, PREY, TYSC, TYPR, TYZOC, PUM, and YCSS registers.

The Timer Y has two operation modes as follows:

- Timer mode: The timer counts an internal count source (clock source).
- Programmable waveform generation mode: The timer outputs pulses of a given width successively.




Figure 12.11 Timer Y Block Diagram




Figure 12.12 TYZMR Register




Figure 12.13 PREY Register, TYSC Register, TYPR Register, and TYZOC Register




Figure 12.14 PUM Register and TCSS Register

12.2.1 Timer Mode

In this mode, the timer counts an internally generated count source (see "Table 12.7 Timer Mode Specifications"). An external signal input to the CNTR1 pin can be counted. The TYSC register is unused in timer mode. Figure 12.15 shows the TYZMR and PUM registers in timer mode.

Table 12.7 Timer Mode Specifications

Item	Specification
Count source	f1, f8, fRING, external signal fed to CNTR1 pin
Count operation	Down-count
	When the timer underflows, it reloads the reload register contents before continuing
	counting (When the Timer Y underflows, the contents of the Timer Y primary reload
	register is reloaded.)
Divide ratio	fi/(n+1)(m+1) n: set value in PREY register, m: set value in TYPR register
Count start condition	Write "1" (count start) to TYS bit in TYZMR register
Count stop condition	Write "0" (count stop) to TYS bit in TYZMR register
Interrupt request	When Timer Y underflows [Timer Y interrupt]
generation timing	Rising or falling of INT2/CNTR1 input [INT2 interrupt]
INT2/CNTR1 pin function	Programmable I/O port, count source input or INT2 interrupt input
Read from timer	Count value can be read out by reading TYPR register.
	Same applies to PREY register.
Write to timer ¹	Value written to TYPR register is written to both reload register and counter or written to
	only reload register. Selected by program.
	Same applies to PREY register.
Select function	Event counter function
	When setting TYCK1 to TYCK0 bits to "112", an external signal fed to CNTR1 pin is
	counted.
	• INT2/CNTR1 switching bit
	Active edge of count source is selected by R1EDG bit.

Notes:

1. The IR bit in the TYIC register is set to "1" (interrupt requested) if you write to the TYPR or PREY register while both of the following conditions are met.


Conditions:

- TYWC bit in TYZMR register is "0" (write to reload register and counter simultaneously)
- TYS bit is "1" (count start)

To write to the TYPR or PREY register in the above state, disable interrupts before writing.



12.2 Timer (Timer Y) R8C/11 Group



- 1. The IR bit in the INT2IC register may be set to "1" (interrupt requested) when the R1EDG bit is rewritten. Refer to the paragraph 1.2.5 "Changing Interrupt Source" in the Usage Notes Reference Book.
- 2. When TYS bit= 1 (starts counting), the value set in the TYWC bit is valid. If TYWC bit=0, the timer Y count value is written to both reload register and counter. If TYWC bit=1, the timer Y count value is written to the reload register only. When TYS bit=0 (stops counting), the timer Y count value is written to both reload register and counter regardless of how the TYWC bit is set.

Timer Y, Z waveform output control register




Figure 12.15 TYZMR Register and PUM Register in Timer Mode

12.2.2 Programmable Waveform Generation Mode

In this mode, an signal output from the TYOUT pin is inverted each time the counter underflows, while the values in the TYPR register and TYSC register are counted alternately (see "Table 12.8 Programmable Waveform Generation Mode Specifications"). A counting starts by counting the set value in the TYPR register. Figure 12.16 shows the TYZMR register in programmable waveform generation mode. Figure 12.17 shows the operation example.

Table 12.8 Programmable Waveform Generation Mode Specifications

Item	Specification
Count source	f1, f8, fRING
Count operation	Down count
	• When the timer underflows, it reloads the contents of primary reload register and sec-
	ondary reload register alternately before continuing counting.
Period	fi/(n+1)((m+1)+(p+1))
	n: set value in PREY register, m: set value in TYPR register, p: set value in TYSC register
Count start condition	Write "1" (count start) to TYS bit in TYZMR register
Count stop condition	Write "0" (count stop) to TYS bit in TYZMR register
Interrupt request generation timing	In half of count source, after Timer Y underflows during secondary period (at the same
	time as the CNTR1 output change) [Timer Y interrupt].
INT2/CNTR1 pin functions	Pulse output ¹
Read from timer	Count value can be read out by reading TYPR register.
	Same applies to PREY register ² .
Write to timer	Value written to TYPR register is written to only reload register.
	Same applies to TYSC register and PREY register ³ .
Select function	Output level latch select function
	The output level during primary and secondary periods is selected by the TYOPL bit.
	Programmable waveform generation output switching function
	When the TYOCNT bit in the TYZOC register is set to "0", the output from TYOUT is
	inverted synchronously when Timer Y underflows during the secondary period. And
	when set to "1", a value in the P3_2 bit is output from TYo∪⊤ synchronously when Timer
	Y underflows during the secondary period ⁴ .

Notes:

- 1. When the counting stopped, the output level is that in the secondary period.
- 2. Even when counting the secondary period, read out the TYPR register.
- 3. The set value in the TYPR register and TYSC register are made effective by writing a value to the TYPR register. The written values are reflected to the waveform output from the next primary period after writing to the TYPR register.
- 4. The output is switched in sync with timer Y underflow in the secondary period.






Figure 12.16 TYZMR Register and PUM Register in Programmable Waveform Generation Mode




Figure 12.17 Timer Y Operation Example in Programmable Waveform Generation Mode

12.3 Timer Z

Timer Z is an 8-bit timer with an 8-bit prescaler and has two reload registers-Timer Z Primary and Timer Z Secondary. Figure 12.18 shows a block diagram of Timer Z. Figures 12.19 to 12.21 show the TYZMR, PREZ, TZSC, TZPR, TYZOC, PUM, and TCSS registers.

Timer Z has the following four operation modes.

- Timer mode: The timer counts an internal count source (clock source) or Timer Y underflow.
- Programmable waveform generation mode: The timer outputs pulses of a given width successively.
- Programmable one-shot generation mode: The timer outputs one-shot pulse.
- Programmable wait one-shot generation mode: The timer outputs delayed one-shot pulse.




Figure 12.18 Timer Z Block Diagram




Figure 12.19 TYZMR Register




Figure 12.20 PREZ Register, TZSC Register, TZPR Register, and TYZOC Register




Figure 12.21 PUM Register and TCSS Register

12.3.1 Timer Mode

In this mode, the timer counts an internally generated count source or Timer Y underflow (see "Table 12.9 Timer Mode Specifications"). The TZSC register is unused in timer mode. Figure 12.22 shows the TYZMR register and PUM register in timer mode.

Table 12.9 Timer Mode Specifications

Item	Specification
Count source	f1, f2, f8, Timer Y underflow
Count operation	Down-count
	When the timer underflows, it reloads the reload register contents before continuing
	counting (When the Timer Z underflows, the contents of the Timer Z primary reload
	register is reloaded.)
Divide ratio	fi/(n+1)(m+1) n: set value in PREZ register, m: set value in TZPR register
Count start condition	Write "1" (count start) to TZS bit in TYZMR register
Count stop condition	Write "0" (count stop) to TZS bit in TYZMR register
Interrupt request	When Timer Z underflows [Timer Z interrupt]
generation timing	• Rising, falling, or both edges of INT0 pin input [INT0 interrupt]
TZOUT pin function	Programmable I/O port
INTO pin function	Programmable I/O port, or external interrupt input pin
Read from timer	Count value can be read out by reading TZPR register.
	Same applies to PREZ register.
Write to timer ¹	Value written to TZPR register is written to both reload register and counter or written to
	reload register only. Selected by program.
	Same applies to PREZ register.

Notes:

1. The IR bit in the TZIC register is set to "1" (interrupt requested) if you write to the TZPR or PREZ register while both of the following conditions are met.

<Conditions>

- TZWC bit in TYZMR register is set to "0" (write to reload register and counter simultaneously)
- TZS bit in TYZMR register is set to "1" (count start)

To write to the TZPR or PREZ register in the above state, disable interrupts before the writing.






Figure 12.22 TYZMR Register and PUM Register in Timer Mode

12.3.2 Programmable Waveform Generation Mode

In this mode, an signal output from the TZOUT pin is inverted each time the counter underflows, while the values in the TZPR register and TZSC register are counted alternately (see "Table 12.10 Programmable Waveform Generation Mode Specifications"). A counting starts by counting the value set in the TZPR register. Figure 12.23 shows TYZMR and PUM registers in this mode. The Timer Z operates in the same way as the Timer Y in this mode. See Figure 12.17 (Timer Y operation ex ample in programmable waveform generation mode).

Table 12.10 Programmable Waveform Generation Mode Specifications

Item	Specification
Count source	f1, f2, f8, Timer Y underflow
Count operation	Down-count
	• When the timer underflows, it reloads the contents of primary reload register and sec-
	ondary reload register alternately before continuing counting.
Period	fi/(n+1)((m+1)+(p+1))
	n: set value in PREZ register, m: set value in TZPR register, p: set value in TZSC register
Count start condition	Write "1" (count start) to the TZS bit in the TYZMR register
Count stop condition	Write "0" (count stop) to the TZS bit in the TYZMR register
Interrupt request generation timing	In half of count source, after Timer Z underflows during secondary period (at the same
	time as the TZout output change) [Timer Z interrupt].
TZOUT pin function	Pulse output ¹
INT0 pin functions	Programmable I/O port, or external interrupt input pin
Read from timer	Count value can be read out by reading TZPR register.
	Same applies to PREZ register ² .
Write to timer	Value written to TZPR register is written to reload register only.
	Same applies to TZSC register and PREZ register ³ .
Select function	Output level latch select function
	The output level during primary and secondary periods is selected by the TZOPL bit.
	Programmable waveform generation output switching function
	When the TZOCNT bit in the TYZOC register is set to "0", the output from TZOUT is
	inverted synchronously when the Timer Z underflows during the secondary period. And
	when set to "1", a value in the P3_1 bit is output from TZOUT synchronously when the
	Timer Z underflows during the secondary period ⁴ .

Notes:

- 1. When the counting stopped, the output level is that in the secondary period.
- 2. Even when counting the secondary period, read out the TZPR register.
- 3. The set value in the TZPR register and TZSC register are made effective by writing a value to the TZPR register. The set values are reflected to the waveform output beginning with the next primary period after writing to the Timer Z primary register.
- 4. The output is switched in sync with timer Z underflow in the secondary period.






Figure 12.23 TYZMR Register and PUM Register in Programmable Waveform Generation Mode

12.3.3 Programmable One-shot Generation Mode


In this mode, upon program command or external trigger input (input to the INT0 pin), the microcomputer outputs the one-shot pulse from the TZOUT pin (see "Table 12.11 Programmable One-shot Generation Mode Specifications"). When a trigger occurs, the timer starts operating from the point only once for a given period equal to the set value in the TZPR register. The TZSC is unused in this mode. Figure 12.24 shows the TYZMR register and PUM register in this mode. Figure 12.25 shows an operation example in this mode.

Table 12.11 Programmable One-shot Generation Mode Specifications

Item	Specification
Count source	f1, f2, f8, Timer Y underflow
Count operation	Downcounts set value in TZPR register
	When the timer underflows, it reloads the contents of reload register before stopping
	counting.
	When a counting stops, the timer reloads the contents of the reload register before it
	stops.
Divide ratio	fi/(n+1)(m+1)
	n: set value in PREZ register, m: set value in TZPR register
Count start condition	Set TZOS bit in TYZOC register to "1" (start one-shot) 1
	• Input active trigger to INT0 pin ²
Count stop condition	When reloading is completed after count value was set to "0016"
	When TZS bit in TYZMR register is set to "0" (stop counting)
	When TZOS bit in TYZOC register is set to "0" (stop one-shot)
Interrupt request generation timing	In half cycles of count source, after the timer underflows (at the same time as the TZout
	output ends) [Timer Z interrupt].
TZOUT pin function	Pulse output
INT0 pin function	Programmable I/O port, external interrupt input pin, or external trigger input pin
Read from timer	Count value can be read out by reading TZPR register.
	Same applies to PREZ register.
Write to timer	Value written to TZPR register is written to reload register only ³ .
	Same applies to PREZ register.
Select function	Output level latch select function
	Output level for one-shot pulse waveform is selected by TZOPL bit.
	• INTO pin one-shot trigger control function and polarity select function
	Trigger input from INTO pin can be set to active or inactive by INOSTG bit. Also, an
	active trigger's polarity can be selected by INOSEG bit.


Notes:

- 1. The TZS bit in the TYZMR register must be set to "1" (start counting).
- 2. The TZS bit must be set to "1" (start counting), the INT0EN bit in the INTEN register to "1" (enabling INT0 input), and the INOSTG bit in the PUM register to "1" (enabling INT0 one-shot trigger).



^{1.} When TZS bit= 1 (starts counting), the timer Y count value is written to the reload register only.

Timer Y, Z waveform output control register



Notes:

- 1. The INOSEG bit is valid only when the INTOPL bit in the INTEN register is set to "0" (one-edge).
- 2. The INOSGT bit must be set to "1" after the INT0EN bit the INOSEG register and the INOSEG bit in the PUM register are set. When setting the INOSTG bit to "1" (INTO pin one-shot trigger enabled), the INTOF0 and INTOF1 bits in the INTOF register must be set.

The INOSTG bit must be set to "0" (INTO pin one-shot trigger disabled) after the TZS bit in the TYZMR register is set to "0" (count stop).

Figure 12.24 TYZMR Register and PUM Register in Programmable One-shot Generation Mode




Figure 12.25 Operation Example in Programmable One-shot Generation Mode

12.3.4 Programmable Wait One-shot Generation Mode


In this mode, upon program or external trigger input (input to the INTO pin), the microcomputer outputs the one-shot pulse from the TZOUT pin after waiting for a given length of time (see "Table 12.12 Programmable Wait One-shot Generation Mode Specifications"). When a trigger occurs, from this point, the timer starts outputting pulses only once for a given length of time equal to the set value in the TZSC register after waiting for a given length of time equal to the set value in the TZPR register. Figure 12.26 shows the TYZMR and PUM registers in this mode. Figure 12.27 shows an operation example in this mode.

Table 12.12 Programmable Wait One-shot Generation Mode Specifications

Item	Specification
Count source	f1, f2, f8, Timer Y underflow
Count operation	Downcounts set value in Timer Z primary
	• When a counting of TZPR register underflows, the timer reloads the contents of TZSC
	register before continuing counting.
	• When a counting of TZSC register underflows, the timer reloads the contents of TZPR
	register before stopping counting.
	• When a counting stops, the timer reloads the contents of the reload register before it
	stops.
Wait time	fi/(n+1)(m+1) n: set value in PREZ register, m: set value in TZPR register
One-shot pulse output time	fi/(n+1)(p+1) n: set value in PREZ, p: set value in TZSC register
Count start condition	 Set TZOS bit in TYZOC register to "1" (start one-shot)¹
	• Input active trigger to INT0 pin ²
Count stop condition	• When reloading is completed after Timer Z underflows during secondary period (at the
	same time as the TZout output ends) [Timer Z interrupt]
	 When TZS bit in TYZMR register is set to "0" (stop counting)
	When TZOS bit in TYZOC register is set to "0" (stop one-shot)
Interrupt request	In half cycles of count source, after count value at counting TZSC register is set "0016"
generation timing	(at the same time as the TZout output change) [Timer Z interrupt]
TZOUT pin function	Pulse output
INT0 pin function	Programmable I/O port, external interrupt input pin, or external trigger input pin
Read from timer	Count value can be read out by reading TZPR register.
	Same applies to PREZ register.
Write to timer	Value written to TZPR register and PREZ register are written to reload register only ³ .
	Same applies to TZSC register.
Select function	Output level latch select function
	Output level for one-shot pulse waveform is selected by TZOPL bit.
	• INT0 pin one-shot trigger control function and polarity select function
	Trigger input from INT0 pin can be set to active or inactive by INOSTG bit. Also, an
	active trigger's polarity can be selected by INOSEG bit.

Notes:

- 1. The TZS bit in the TYZMR register must be set to "1" (start counting).
- 2. The TZS bit must be set to "1" (start counting), the INT0EN bit in the INTEN register to "1" (enabling INT0 input), and the INOSTG bit in the PUM register to "1" (enabling INT0 one-shot trigger).
- 3. The set values are reflected beginning with the next one-shot pulse after writing to the TZPR register.



Notes:

When the TZS bit is set to "0" (stop counting), the timer reloads the content of the reload register before it stops.
 Read out the count value before you stop the timer.

Timer Y, Z waveform output control register

b7	b6 b	5 b	4 b		b1 l)) :	Symbol PUM	Address 0084 ₁₆	After reset 0016	
						[Bit symbol	Bit name	Function	RW
				 j	.i	<u>: </u>	(b3-b0)	Reserved bit	Must set to "0"	RW
			l	 			TYOPL	Timer Y-related bit		RW
		i		 			TZOPL	Timer Z output level latch	O : Outputs "H" level one-shot pulse. Outputs "L" when the timer is stopped. Outputs "L" level one-shot pulse Outputs "H" when the timer is stopped.	RW
	1			 			INOSTG	INTO pin one-shot trigger control bit ²	0 : <u>INT0</u> pin one-shot trigger disabled 1 : <u>INT0</u> pin one-shot trigger enabled ²	RW
	tes:			 			INOSEG	INT0 pin one-shot trigger polarity select bit1	0 : Edge trigger at falling edge 1 : Edge trigger at rising edge	RW

The INOSTG bit must be set to "0" (INTO pin one-shot trigger disabled) after the TZS bit in the TYZMR register is set to "0" (count stop).

Figure 12.26 TYZMR Register and PUM Register in Programmable Wait One-shot Generation Mode

The INOSEG bit is valid only when the INTOPL bit in the INTEN register is set to "0" (one-edge).
 The INOSGT bit must be set to "1" after the INTOEN bit the INOSEG register and the INOSEG bit in the PUM register are set. When setting the INOSTG bit to "1" (INTO pin one-shot trigger enabled), the INTOF0 and INTOF1 bits in the INTOF register must be set.

R8C/11 Group 12.3 Timer (Timer Z)




Figure 12.27 Operation Example in Programmable Wait One-shot Generation Mode

R8C/11 Group 12.4 Timer (Timer C)

12.4 Timer C

Timer C is a 16-bit timer. Figure 12.28 shows a block diagram of Timer C. Figure 12.29 shows a block diagram of PWM waveform generation unit. Figure 12.30 shows a block diagram of PWM waveform output unit.

The Timer C has two modes: input capture mode and output compare mode.

Figures 12.31 shows TC, TM0, TM1, and TCC0 registers. Figure 12.32 shows TCC1 and TCOUT registers.




Figure 12.28 Timer C Block Diagram

R8C/11 Group 12.4 Timer (Timer C)




Figure 12.29 CMP Waveform Generation Unit




Figure 12.30 CMP Waveform Output Unit




Figure 12.31 TC Register, TM0 Register, TM1 Register, TCC0 Register




Figure 12.32 TCC1 Register and TCOUT Register

R8C/11 Group 12.4 Timer (Timer C)

12.4.1 Input Capture Mode

This mode uses an edge input to TCIN pin or the fRING128 clock as trigger to latch the timer value and generates an interrupt request. The TCIN input has a digital filter and this prevents an error caused by noise or so on from occurring. Table 12.13 shows specifications in input capture mode. Figure 12.33 shows an operation example of input capture mode.

Table 12.13 Input Capture Mode Specifications

Item	Specification	
Count source	f1, f8, f32, fRING-fast	
Count operation	Count up	
	• Transfer value in TC register to TM0 register at active edge of measurement pulse	
	Value in TC register is set to "000016" when a counting stops	
Count start condition	TCC00 bit in TCC0 register is set to "1" (count start)	
Counter stop condition	TCC00 bit in TCC0 register is set to "0" (count stop)	
Interrupt request	When active edge of measurement pulse is input [INT3 interrupt]2	
generation timing	When Time C overflows [Timer C interrupt]	
INT3/TCIN pin function	I/O port or measurement pulse input	
Counter value reset timing	When TCC00 bit in TCC0 register is set to "0" (capture disabled)	
Read from timer ¹	Count value can be read out by reading TC register.	
	• Count value at measurement pulse active edge input can be read out by reading TM0	
	register.	
Write to timer	Write to TC register and TM0 register is disabled	
Select function	• INT3/TCIN polarity select function	
	Measurement pulse active edge is selected by TCC03 to TCC04 bits	
	Digital filter function	
	Digital filter sampling frequency is selected by TCC11 to TCC10 bits	
	Trigger select function	
	TCIN input or fRING128 is selected by TCC07 bit.	

Notes:

- 1. TC register and TM0 register must be read in 16-bit units.
- 2. The INT3 interrupt is acknowledged by digital filter delay and one count source delay (max.)

R8C/11 Group 12.4 Timer (Timer C)




Figure 12.33 Operation Example of Timer C in Input Capture Mode

R8C/11 Group 12.4 Timer (Timer C)

12.4.2 Output Compare Mode

In this mode, an interrupt request is generated when the value of TC register matches the value of TM0 or TM1 register. Table 12.14 shows specifications in output compare mode. Figure 12.34 shows an operation example of output compare mode.

Table 12.14 Output Compare Mode Specifications

Item	Specification		
Count source	f1, f8, f32, fRING-fast		
Count operation	Count up		
	Value in TC register is set to "000016" when a counting stops		
Count start condition	TCC00 bit in TCC0 register is set to "1" (count start)		
Counter stop condition	TCC00 bit in TCC0 register is set to "0" (count stop)		
Waveform output start	When "1" (CMP output enabled) is written to TCOUT0 to TCOUT5 bits. ²		
condition			
Waveform output stop	When "0" (CMP output disabled) is written to TCOUT0 to TCOUT5 bits.		
condition			
Interrupt request	When a match occurs in compare circuit 0 [compare 0 interrupt]		
generation timing	When a match occurs in compare circuit 1 [compare 1 interrupt]		
	When Time C overflows [Timer C interrupt]		
INT3/TCIN pin function	I/O port		
P10 to P12 pins and P30 to	I/O port or CMP output ²		
P32 pins function			
Counter value reset timing	When TCC00 bit in TCC0 register is set to "0" (count stop)		
Read from timer ¹	• Value in compare register can be read out by reading TM0 register and TM1 register.		
	Count value can be read out by reading TC register.		
Write to timer	Write to TC register is disabled.		
	• Values written to TM0 register and TM1 register are stored in compare register at the following timings:		
	- When TM0 and TM1 registers are written if TCC00 bit is "0" (count stop)		
	- When counter overflows if TCC00 bit is "1" (in counting) and TCC12 bit in TCC1		
	register is "0" (free-run)		
	- When compare 1 matches counter if TCC00 bit is "1" and TCC12 bit is "1" (set TC		
	register to "000016" at compare 1 match)		
Select function	Timer C counter reload select function		
	Counter value in TC register at match occurrence in compare circuit 1 is set or not set		
	to "000016" selected by TCC12 bit in TCC1 register.		
	Output level at match occurrence in compare circuit 0 can be selected by TCC15 to		
	TCC14 bits in TCC1 register. Similarly, output level at match occurrence in compare		
	circuit 1 can be selected by TCC17 to TCC16 bits in TCC1 register.		
	Whether output is reversed or not can be selected by TCOUT1 to TCOUT0 bits in		
	TCOUT register.		

Notes:

- 1. TC, TM0, and TM1 registers should be accessed in 16-bit units.
- 2. These pins function as the CMP output pin only when the P1_i bit in the P1 register and the P3_i bit in the P3 register are set to "1" (high). (i=0 to 2)

R8C/11 Group 12.4 Timer (Timer C)




Figure 12.34 Operation Example of Timer C in Output Compare Mode

13. Serial I/O R8C/11 Group

13. Serial I/O

Serial I/O is configured with two channels: UART0 to UART1. UART0 and UART1 each have an exclusive timer to generate a transfer clock, so they operate independently of each other.

Figure 13.1 shows a block diagram of UARTi (i=0, 1). Figure 13.2 shows a block diagram of the UARTi transmit/receive.

UART0 has two modes: clock synchronous serial I/O mode, and clock asynchronous serial I/O mode (UART mode).

UART1 has only one mode, clock asynchronous serial I/O mode (UART mode).

Figures 13.3 to 13.5 show the UARTi-related registers.




Figure 13.1 UARTi (i=0, 1) Block Diagram

R8C/11 Group 13. Serial I/O




Figure 13.2 UARTi Transmit/Receive Unit

R8C/11 Group 13. Serial I/O




Figure 13.3 U0TB and U1TB Registers, U0RB and U1RB Registers, and U0BRG and U1BRG Registers

R8C/11 Group 13. Serial I/O




Figure 13.4 U0MR and U1MR Registers and U0C0 and U1C0 Registers

Data output select bit

CLK polarity select bit

Transfer format select bit

NCH

CKPOL

UFORM

0: LSB first

1: MSB first

0 : TxDi pin is CMOS output

1 : TxDi pin is N-channel open-drain output

and receive data is input at rising edge

and receive data is input at falling edge

0 : Transmit data is output at falling edge of transfer clock


1 : Transmit data is output at rising edge of transfer clock

RW

RW


RW

R8C/11 Group 13. Serial I/O



^{1.} As for the UART1, set the TXD1EN bit in the UCON register before setting this bit to reception enabled.

UART transmit/receive control register 2



 For P37, select "0" (RxD1) for data receive, and "1" (TxD10) for data transfer. Set the PD3_7 bit in the PD3 register to "0" (input mode) when receiving.

Figure 13.5 U0C1 and U1C1 Registers and UCON Register

^{2.} The RI bit is set to "0" when the higher byte of the UiRB register is read.

13.1 Clock Synchronous Serial I/O Mode

The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. This mode can be selected with UART0. Table 13.1 lists the specifications of the clock synchronous serial I/O mode. Table 13.2 lists the registers used in clock synchronous serial I/O mode and the register values set.

Table 13.1 Clock Synchronous Serial I/O Mode Specifications

Item	Specification
Transfer data format	Transfer data length: 8 bits
Transfer clock	CKDIR bit in U0MR register is set to "0" (internal clock): fi/ 2(n+1)
	fi=f1SiO, f8SiO, f32SiO n=setting value in UiBRG register: 0016 to FF16
	CKDIR bit is set to "1" (external clock): input from CLK0 pin
Transmission start condition	Before transmission can start, the following requirements must be met ¹
	- TE bit in U0C1 register is set to "1" (transmission enabled)
	- TI bit in U0C1 register is set to "0" (data present in U0TB register)
Reception start condition	Before reception can start, the following requirements must be met ¹
	- RE bit in U0C1 register is set to "1" (reception enabled)
	- TE bit in U0C1 register is set to "1" (transmission enabled)
	- TI bit in U0C1 register is set to "0" (data present in the U0TB register)
Interrupt request	For transmission, one of the following conditions can be selected
generation timing	 U0IRS bit is set to "0" (transmit buffer empty): when transferring data from
	U0TB register to UART0 transmit register (at start of transmission)
	- U0IRS bit is set to "1" (transfer completed): when serial I/O finished sending data
	from UARTi transmit register
	For reception
	When transferring data from the UART0 receive register to the U0RB register (at
	completion of reception)
Error detection	• Overrun error ²
	This error occurs if serial I/O started receiving the next data before reading the
	U0RB register and received the 7th bit of the next data
Select function	CLK polarity selection
	Transfer data input/output can be chosen to occur synchronously with the rising or
	the falling edge of the transfer clock
	LSB first, MSB first selection
	Whether to start sending/receiving data beginning with bit 0 or beginning with bit 7
	can be selected
	Continuous receive mode selection
Notoo	Reception is enabled immediately by reading the U0RB register

- 1. When an external clock is selected, the conditions must be met while if the U0C0 register0 CKPOL bit = 0 (transmit data output at the falling edge and the receive data taken in at the rising edge of the transfer clock), the external clock is in the high state; if the CKPOL bit in the U0C0 register is set to "1" (transmit data output at the rising edge and the receive data taken in at the falling edge of the transfer clock), the external clock is in the low state.
- 2. If an overrun error occurs, the value of U0RB register will be indeterminate. The IR bit of S0RIC register does not change.

Table 13. 2 Registers to Be Used and Settings in Clock Synchronous Serial I/O Mode

Register	Bit	Function
U0TB	0 to 7	Set transmission data
U0RB	0 to 7	Reception data can be read
	OER	Overrun error flag
U0BRG	0 to 7	Set a transfer rate
U0MR	SMD2 to SMD0	Set to "0012"
	CKDIR	Select the internal clock or external clock
U0C0	CLK1 to CLK0	Select the count source for the U0BRG register
	TXEPT	Transmit register empty flag
	NCH	Select TxD0 pin output mode
	CKPOL	Select the transfer clock polarity
	UFORM	Select the LSB first or MSB first
U0C1	TE	Set this bit to "1" to enable transmission/reception
	TI	Transmit buffer empty flag
	RE	Set this bit to "1" to enable reception
	RI	Reception complete flag
UCON	U0IRS	Select the source of UART0 transmit interrupt
	U0RRM	Set this bit to "1" to use continuous receive mode
	TXDISEL	Set to "0"
	TXDIEN	Set to "0"

Notes:

1. Not all register bits are described above. Set those bits to "0" when writing to the registers in clock synchronous serial I/O mode.

Table 13.3 lists the functions of the input/output pins during clock synchronous serial I/O mode. Note that for a period from when the UART0 operation mode is selected to when transfer starts, the TxD0 pin outputs an "H". (If the Nch bit is set to "1", this pin is in a high-impedance state.)

Table 13.3 Pin Functions

Pin name	Function	Method of selection	
TxD0 (P14)	Serial data output	(Outputs dummy data when performing reception only)	
RxD0 (P15)	Serial data input	PD1 register PD1_5 bit=0 (P15 can be used as an input port when performing transmission only)	
CLK0	Transfer clock output	U0MR register CKDIR bit=0	
(P16)	Transfer clock input	U0MR register CKDIR bit=1 PD1 register PD1_6 bit=0	




Figure 13.6 Transmit and Receive Operation

13.1.1 Polarity Select Function

Figure 13.7 shows the polarity of the transfer clock. Use the CKPOL bit in the U0C0 register to select the transfer clock polarity.




Figure 13.7 Transfer Clock Polarity

13.1.2 LSB First/MSB First Select Function

Figure 13.8 shows the transfer format. Use the UFORM bit in the U0C0 register to select the transfer format.




Figure 13.8 Transfer Format

13.1.3 Continuous Receive Mode

The unit is configured to continuous receive mode by setting the U0RRM bit in the UCON register to "1" (enabling continuous receive mode). In this mode, reading the U0RB register enables data reception without resetting dummy data to the U0TB register. When the U0RRM bit is set to "1", avoid writing dummy data to U0TB register in a program.

13.2 Clock Asynchronous Serial I/O (UART) Mode

The UART mode allows transmitting and receiving data after setting the desired transfer rate and transfer data format. Tables 13.4 lists the specifications of the UART mode. Table 13.5 lists the registers and settings for UART mode.

Table 13.4 UART Mode Specifications

Item	Specification
Transfer data format	Character bit (transfer data): selectable from 7, 8 or 9 bits
	Start bit: 1 bit
	Parity bit: selectable from odd, even, or none
	Stop bit: selectable from 1 or 2 bits
Transfer clock	• UiMR(i=0, 1) register CKDIR bit = 0 (internal clock) : fj/ 16(n+1)
	fj=f1SIO, f8SIO, f32SIO n=setting value in UiBRG register: 0016 to FF16
	CKDIR bit = "1" (external clock): fEXT/16(n+1)
	fext: input from CLKi pin n=setting value in UiBRG register: 0016 to FF16
Transmission start condition	Before transmission can start, the following requirements must be met
	 TE bit in UiC1 register= 1 (transmission enabled)
	TI bit in UiC1 register = 0 (data present in UiTB register)
Reception start condition	Before reception can start, the following requirements must be met
	RE bit in UiC1 register= 1 (reception enabled)
	- Start bit detection
Interrupt request	For transmission, one of the following conditions can be selected
generation timing	- UiIRS bit = 0 (transmit buffer empty): when transferring data from UiTB register to
	UARTi transmit register (at start of transmission)
	- UiIRS bit =1 (transfer completed): when serial I/O finished sending data from UARTi
	transmit register
	For reception
	When transferring data from UARTi receive register to UiRB register (at completion
	of reception)
Error detection	• Overrun error ¹
	This error occurs if serial I/O started receiving the next data before reading UiRB
	register and received the bit one before the last stop bit of the next data
	Framing error
	This error occurs when the number of stop bits set is not detected
	Parity error
	This error occurs when if parity is enabled, the number of 1's in parity and character
	bits does not match the number of 1's set
	Error sum flag
	This flag is set (= 1) when any of the overrun, framing, and parity errors is encountered
Select function	• TxD10, RxD1 selection (UART)
	P37 pin can be used as RxD1 pin or TxD10 pin in UART1. Select by a program.
	• TxD11 pin selection (UART1)
	P00 pin can be used as TxD11 pin in UART1 or port P00. Select by a program.

Notes:

1. If an overrun error occurs, the value of U0RB register will be indeterminate. The IR bit in the S0RIC register does not change.

Table 13.5 Registers to Be Used and Settings in UART Mode

Register	Bit	Function
UiTB	0 to 8	Set transmission data ¹
UiRB	0 to 8	Reception data can be read ¹
	OER,FER,PER,SUM	Error flag
UiBRG		Set a transfer rate
UiMR	SMD2 to SMD0	Set these bits to '1002' when transfer data is 7 bits long
		Set these bits to '1012' when transfer data is 8 bits long
		Set these bits to '1102' when transfer data is 9 bits long
	CKDIR	Select the internal clock or external clock ²
	STPS	Select the stop bit
	PRY, PRYE	Select whether parity is included and whether odd or even
UiC0	CLK0, CLK1	Select the count source for the UiBRG register
	TXEPT	Transmit register empty flag
	NCH	Select TxDi pin output mode
	UFORM	LSB first or MSB first can be selected when transfer data is 8 bits long. Set this
		bit to "0" when transfer data is 7 or 9 bits long.
UiC1	TE	Set this bit to "1" to enable transmission
	TI	Transmit buffer empty flag
	RE	Set this bit to "1" to enable reception
	RI	Reception complete flag
UCON	U0IRS, U1IRS	Select the source of UART0/UART1 transmit interrupt
	U0RRM	Set to "0"
	TXD1SEL	Select output pin for UART1 transfer data
	TXD1EN	Select TxD10 or RxD1 to be used

Notes:

- 1. The bits used for transmit/receive data are as follows: Bit 0 to bit 6 when transfer data is 7 bits long; bit 0 to bit 7 when transfer data is 8 bits long; bit 0 to bit 8 when transfer data is 9 bits long.
- 2. An external clock can be selected in UART0 only.

Table 13.6 lists the functions of the input/output pins during UART mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs an "H". (If the Nchannel open-drain output is selected, this pin is in a high-impedance state.)

Table 13.6 I/O Pin Functions

Pin name	Function	Method of selection
TxD0 (P14)	Serial data output	(Cannot be used as a port when performing reception only)
RxD0 (P15)	Serial data input	PD1 register PD1_5 bit=0 (Can be used as an input port when performing transmission only)
CLK ₀ (P1 ₆)	Transfer clock output	U0MR register CKDIR bit=0
	Transfer clock input	U0MR register CKDIR bit=1 PD1 register PD1_6 bit=0
TxD10/RxD1 (P37)	Serial data output	TXD1EN=1
(1 37)	Serial data input	TXD1EN=0, PD3 register PD3_7 bit=0
TxD11 (P00)	Serial data output	Serial data output, TXD1SEL=1




Figure 13.9 Transmit Operation




Figure 13.10 Receive Operation

13.2.1 TxD10/RxD1 Select Function (UART1)

P37 can be used as TxD10 output pin or RxD1 input pin by selecting with the TXD1EN bit in the UCON register. P37 is used as TxD10 output pin if the TXD1EN bit is set to "1" (TxD10) and used as RxD1 input pin if set to "0" (RxD1).

13.2.2 TxD11 Select Function (UART1)

P00 can be used as TxD11 output pin or a port by selecting with the TXD1SEL bit in the UCON register. P00 is used as TxD11 output pin if the TXD1SEL bit is set to "1" (TxD11) and used as an I/O port if set to "0" (P00).

R8C/11 Group 14. A-D Converter

14. A-D Converter

The A-D converter consists of one 10-bit successive approximation A-D converter circuit with a capacitive coupling amplifier. The analog inputs share the pins with P00 to P07 and P10 to P13. Therefore, when using these pins, make sure the corresponding port direction bits are set to "0" (input mode).

When not using the A-D converter, set the VCUT bit to "0" (Vref unconnected), so that no current will flow from the VREF pin into the resistor ladder, helping to reduce the power consumption of the chip.

The result of A-D conversion is stored in the AD register.

Table 14.1 shows the performance of the A-D converter. Figure 14.1 shows a block diagram of the A-D converter, and Figures 14.2 and 14.3 show the A-D converter-related registers.

Table 14.1 Performance of A-D converter

Item	Performance	
Method of A-D conversion	Successive approximation (capacitive coupling amplifier)	
Analog input voltage ¹	0V to Vref	
Operating clock ϕAD^2	AVCC = 5V fAD, divide-by-2 of fAD, divide-by-4 of fAD	
	AVCC = 3V divide-by-2 of fAD, divide-by-4 of fAD	
Resolution	8-bit or 10-bit (selectable)	
Integral nonlinearity error	AVcc = Vref = 5V	
	• 8-bit resolution ±2 LSB	
	• 10-bit resolution ±3 LSB	
	AVcc = Vref = 3.3 V	
	• 8-bit resolution ±2 LSB	
	• 10-bit resolution ±5 LSB	
Operating modes	One-shot mode and repeat mode ³	
Analog input pins	12 pins (AN ₀ to AN ₁₁)	
A-D conversion start condition	ADST bit in ADCON0 register is set to "1" (A-D conversion starts)	
Conversion speed per pin	Without sample and hold function	
	8-bit resolution: 49 \$\phiAD\$ cycles, 10-bit resolution: 59 \$\phiAD\$ cycles	
	With sample and hold function	
	8-bit resolution: 28 \$\phiAD\$ cycles, 10-bit resolution: 33 \$\phiAD\$ cycles	

Notes:

- 1. Does not depend on use of sample and hold function.
- 2. The frequency of ϕAD must be 10 MHz or less.

When Vcc is less than 4.2V, \$\phi AD\$ must be fAD/2 or less by dividing fAD.

Without sample and hold function, the \$\phiAD\$ frequency should be 250 kHz or more.

With the sample and hold function, the ϕAD frequency should be 1 MHz or more.

3. In repeat mode, only 8-bit mode can be used.



R8C/11 Group 14. A-D Converter




Figure 14.1 A-D Converter Block Diagram

R8C/11 Group 14. A-D Converter


A-D control register 0¹ b7 b6 b5 b4 b3 b2 b1 b0 Symbol Address After reset ADCON0 00D616 00000XXX2 0 Bit symbol Bit name **Function** RWCH₀ Analog input pin select bit See Note 4. RW RW CH1 RW CH₂ 0: One-shot mode A-D operation mode MD RW select bit2 1: Repeat mode A-D input group select bit 4 0: Port P0 group selected (AN o to AN7) RW ADGSEL0 1: Port P1 group selected (AN 8 to AN11) Reserved bit Must set to "0" (b5) RW A-D conversion start flag 0 : A-D conversion disabled **ADST** RW 1: A-D conversion started Frequency select bit 03 0: fAD/4 is selected CKS0 RW 1: fAD/2 is selected

Notes:

- 1. If the ADCON register is rewritten during A-D conversion, the conversion result is indeterminate.
- 2. When changing A-D operation mode, set analog input pin again.
- 3. This bit is valid when the CKS1 bit in the ADCON1 register is set to "0".
- 4. The analog input pin can be selected by a combination of the CH2 to CH0 bits and ADGSEL0 bit as follows:

CH2 to CH0	ADGSEL0=0	ADGSEL0=1
0002	AN ₀	
0012	AN1	Avoid these settings
0102	AN ₂	Settings
0112	AN3	
1002	AN4	AN8
1012	AN ₅	AN9
1102	AN6	AN ₁₀
1112	AN7	AN11

A-D control register 1¹



- 1. If the ADCON1 register is rewritten during A-D conversion, the conversion result is indeterminate.
- 2. In repeat mode, the BITS bit must be set to "0" (8-bit mode).
- 3. The ϕAD frequency must be 10 MHz or less.
- 4. If the VCUT bit is reset from "0" (Vref unconnected) to "1" (Vref connected), wait for 1 µs or more before starting A-D

Figure 14.2 ADCON0 Register and ADCON1 Register

14. A-D Converter R8C/11 Group




Figure 14.3 ADCON2 Register and AD Register

14. One-shot mode R8C/11 Group

14.1 One-shot Mode

In one-shot mode, the input voltage on one selected pin is A-D converted once. Table 14.2 lists the specifications of one-shot mode. Figure 14.4 shows the ADCON0 and ADCON1 registers in oneshot mode.

Table 14.2 One-shot Mode Specifications

Item	Specification
Function	Input voltage on one pin selected by CH2 to CH0 and ADGSEL0 bit is A-D
	converted once.
Start condition	Set ADST bit to "1"
Stop condition	Completion of A-D conversion (ADST bit is set to "0")
	• Set ADST bit to "0"
Interrupt request generation timing	End of A-D conversion
Input pin	One of ANo to AN11, as selected
Reading of result of A-D converter	Read A-D register

R8C/11 Group 14. One-shot mode

b7 b6 b5	5 b4 b3 b2 b1 b0	Symbol ADCON		After reset 00000XXX2	
		Bit symbol	Bit name	Function	RW
		CH0	Analog input pin select bit ²	See Note 4	RW
		CH1			RW
	1 1	CH2			RW
	1	MD	A-D operation mode select bit ²	0 : One-shot mode	RW
		ADGSEL0	A-D input group select bit ⁴	0: Port P0 group selected (ANo to AN7) 1: Port P1 group selected (AN8 to AN11)	RW
		(b5)	Reserved bit	Must set to "0"	RW
		ADST	A-D conversion start flag	0 : A-D conversion disabled 1 : A-D conversion started	RW
Notes:		CKS0	Frequency select bit 03	0 : fAD/4 is selected 1 : fAD/2 is selected	RW


- Notes:

 1. If the ADCON0 register is rewritten during A-D conversion, the conversion result is indeterminate.

- When changing A-D operation mode, set analog input pin again.
 This bit is valid when the CKS1 bit in the ADCON1 register is set to "0".
 The analog input pin can be selected by a combination of the CH2 to CH0 bits and ADGSEL0 bit as follows:

CH2 to CH0	ADGSEL0=0	ADGSEL0=1	
0002	AN ₀	Avoid these settings	
0012	AN1		
0102	AN2		
0112	AN3		
1002	AN4	AN8	
1012	AN ₅	AN9	
1102	AN6	AN ₁₀	
1112	AN ₇	AN11	

A-D control register 11



- 1. If the ADCON1 register is rewritten during A-D conversion, the conversion result is indeterminate.
- 2. The \$\phiAD\$ frequency must be 10 MHz or less.
- 3. If the VCUT bit is reset from "0" (Vref unconnected) to "1" (Vref connected), wait for 1 µs or more before starting A-D conversion.

Figure 14.4 ADCON0 Register and ADCON1 Registers in One-shot Mode

R8C/11 Group 14. Repeat mode


14.2 Repeat Mode

In repeat mode, the input on one selected pin is A-D converted repeatedly. Table 14.3 lists the specifications of repeat mode. Figure 14.5 shows the ADCON0 and ADCON1 registers in repeat mode.

Table 14.3 Repeat Mode Specifications

Tuble 14.0 Repeat mode opcomoditions					
Item	Specification				
Function	Input voltage on one pin selected by CH2 to CH0 and ADGSEL0 bits is A-D				
	converted repeatedly				
Start condition	Set ADST bit to "1"				
Stop condition	Set ADST bit to "0"				
Interrupt request generation timing	None generated				
Input pin	One of ANo to AN11, as selected				
Reading of result of A-D converter	Read AD register				


R8C/11 Group 14. Repeat mode



- 1. If the ADCON0 register is rewritten during A-D conversion, the conversion result is indeterminate.
- 2. When changing A-D operation mode, set analog input pin again.
- 3. This bit is valid when the CKS1 bit in the ADCON1 register is set to "0".
- 4. The analog input pin can be selected by a combination of the CH2 to CH0 bits and ADGSEL0 bit as follows:

CH2 to CH0	ADGSEL0=0	ADGSEL0=1	
0002	AN ₀	Avoid these settings	
0012	AN ₁		
0102	AN2		
0112	AN ₃		
1002	AN4	AN8	
1012	AN ₅	AN ₉	
1102	AN6	AN ₁₀	
1112	AN ₇	AN ₁₁	

A-D control register 1¹



- 1. If the ADCON1 register is rewritten during A-D conversion, the conversion result is indeterminate.
- 2. In repeat mode, the BITS bit must be set to "0" (8-bit mode).
- 3. The fAD frequency must be 10 MHz or less.
- If the VCUT bit is reset from "0" (Vref unconnected) to "1" (Vref connected), wait for 1 μs or more before starting A-D conversion.

Figure 14.5 ADCON0 Register and ADCON1 Register in Repeat Mode

14.3 Sample and Hold

If the SMP bit in the ADCON2 register is set to "1" (with sample-and-hold), the conversion speed per pin is increased to 28 ØAD cycles for 8-bit resolution or 33 ØAD cycles for 10-bit resolution. Sample-and-hold is effective in all operation modes. Select whether or not to use the sample-and-hold function before starting A-D conversion.



15. Programmable I/O Ports

15.1 Description

The programmable input/output ports (hereafter referred to as "I/O ports") consist of 22 lines P0, P1, P30 to P33, P37, and P45. Each port can be set for input or output every line by using a direction register, and can also be chosen to be or not be pulled high every 4 lines. The port P1 allows the drive capacity of its N-channel output transistor to be set as necessary. The port P1 can be used as LED drive port if the drive capacity is set to "HIGH".

P46 and P47 can be used as an input only port if the main clock oscillation circuit is not used.

Figures 15.1 to 15.5 show the I/O ports. Figure 15.6 shows the I/O pins.

Each pin functions as an I/O port or a peripheral function input/output.

For details on how to set peripheral functions, refer to each functional description in this manual. If any pin is used as a peripheral function input, set the direction bit for that pin to "0" (input mode). Any pin used as an output pin for peripheral functions is directed for output no matter how the corresponding direction bit is set.

15.1.1 Port Pi Direction Register (PDi Register, i = 0, 1, 3, 4)

Figure 15.6 shows the PDi register.

This register selects whether the I/O port is to be used for input or output. The bits in this register correspond one for one to each port.

15.1.2 Port Pi Register (Pi Register, i = 0 to 4)

Figure 15.7 shows the Pi register.

Data input/output to and from external devices are accomplished by reading and writing to the Pi register. The Pi register consists of a port latch to hold the input/output data and a circuit to read the pin status. For ports set for input mode, the input level of the pin can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register.

For ports set for output mode, the port latch can be read by reading the corresponding Pi register, and data can be written to the port latch by writing to the Pi register. The data written to the port latch is output from the pin. The bits in the Pi register correspond one for one to each port.

15.1.3 Pull-up Control Register 0, Pull-up Control Register 1 (PUR0 and PUR1 Registers)

Figure 15.8 shows the PUR0 and PUR1 registers.

The PUR0 and PUR1 register bits can be used to select whether or not to pull the corresponding port high in 4 bit units. The port chosen to be pulled high has a pull-up resistor connected to it when the direction bit is set for input mode.

15.1.4 Port P1 Drive Capacity Control Register (DRR Register)

Figure 15.8 shows the DRR register.

The DRR register is used to control the drive capacity of the port P1 N-channel output transistor. The bits in this register correspond one for one to each port.




Figure 15.1 Programmable I/O Ports (1)




Figure 15.2 Programmable I/O Ports (2)




Figure 15.3 Programmable I/O Ports (3)




Figure 15.4 Programmable I/O Ports (4)




Figure 15.5 Programmable I/O Port (4)





Figure 15.6 I/O Pins



Notes:

- 1. The PD0 register must be written to by the next instruction after setting the PRC2 bit in the PRCR register to "1" (write enabled).
- 2. Nothing is assigned to the PD3_4 to PD3_6 bits in the PD3 register. When writing to the PD3_4 to PD3_6 bits, write "0" (input mode). When read, its content is "0".
- 3. Nothing is assigned to the PD4_0 to PD4_4, PD4_6 and PD4_7 bits in the PD4 register. When writing to the PD4_0 to PD4_4, PD4_6 and PD4_7 bits, write "0" (input mode). When read, its content is "0".

Figure 15.7 PD0 Register, PD1 Register, PD3 Register, and PD4 Register




Figure 15.8 P0 Register to P4 Register




Figure 15.9 PUR0 Register, PUR1 Register, and DRR Register

15.2 Unassigned Pin Handling

Table 15.1 lists the handling of unassigned pins.

Table 15.1 Unassigned Pin Handling

Pin name	Connection
Ports P0, P1, P30 to P33, P45	After setting for input mode, connect every pin to Vss via a resistor(pull-down); or after setting for output mode, leave these pins open ^{1, 2} .
Ports P46, P47	Connect to Vcc via resistor (pull-up) ²
AVCC, VREF	Connect to Vcc
AVss	Connect to Vss
RESET ³	Connect to Vcc (pull-up) ²

Notes:

- 1. When these ports are set for output mode and left open, they remain input mode until they are set for output mode by a program. The voltage level of these pins may be unstable and the power supply voltage may increase for the time the ports remain input mode. The content of the direction registers may change due to noise or runaway caused by noise. In order to
 - enhance program reliability, set the direction registers periodically by a program.
- 2. Connect these unassigned pins to the microcomputer using the shortest wire length (within 2 cm)
- 3. When power-on reset is used.

16. Electrical Characteristics

Table 16.1 Absolute Maximum Ratings

Symbol	Parameter	Condition	Rated value	Unit
Vcc	Supply voltage	Vcc=AVcc	-0.3 to 6.5	٧
AVcc	Analog supply voltage	Vcc=AVcc	-0.3 to 6.5	٧
Vı	Input voltage		-0.3 to Vcc+0.3	V
Vo	Output voltage		-0.3 to Vcc+0.3	V
Pd	Power dissipation	Topr=25 °C	300	mW
Topr	Operating ambient temperature		-20 to 85 / -40 to 85 (D version)	°C
Tstg	Storage temperature		-65 to 150	°C

Table 16.2 Recommended Operating Conditions

0	D	4	Conditions		Standar	d	Llmit
Symbol	Parame	ter	Conditions	Min.	Тур.	Max.	Unit
Vcc	Supply voltage			2.7	5.0	5.5	V
AVcc	Analog supply v	oltage		(NOTE3, 4)	Vcc		V
Vss	Supply voltage				0		V
AVss	Analog supply v	oltage o			0		V
VIH	"H" input voltag	е		0.8Vcc		Vcc	V
VIL	"L" input voltage	е		0		0.2Vcc	V
I _{OH} (sum)	"H" peak all output currents	Sum of all pins' IOH (peak)				-60.0	mA
I _{OH} (peak)	"H" peak output	current		_	_	-10.0	mA
I _{OH (avg)}	"H" average out	put current		_	_	-5.0	mA
I _{OL (sum)}	"L" peak all output currents	Sum of all pins' IOL (peak)				60	mA
I _{OL (peak)}	"L" peak output	Except P10 to P17				10	mA
	current	P10 to P17	Drive ability HIGH			30	mA
			Drive ability LOW	_		10	mA
I _{OL (avg)}	"L" average	Except P10 to P17		_		5	mA
· OL (avg)	output current	P10 to P17	Drive ability HIGH			15	mA
			Drive ability LOW			5	mA
f (XIN)	Main clock inpu	t oscillation frequency	3.0V ≤ Vcc ≤ 5.5V	0		20	MHz
			2.7V ≤ Vcc < 3.0V	0		10	MHz

Note

- 1: Referenced to Vcc = AVcc = 2.7 to 5.5V at Topr = -20 to 85 °C / -40 to 85 °C unless otherwise specified.
- 2: The mean output current is the mean value within 100ms.
- 3: When using 10 bit resolution mode of A-D converter, set AVcc \geq 4.2V.
- 4: When using sample & hold function of A-D converter, set AVcc ≥ 4.2V.

Table 16.3 A-D Conversion Characteristics

Ol	D-	Parameter		Manageria e a constitio e	Standard			l lmit
Symbol	Ра	rameter		Measuring condition	Min.	Тур.	Max.	Unit
_	Resolution			Vref =VCC			10	Bit
_	Absolute 10 bit mode		f(XIN)=ØAD=10 MHz, Vref=Vcc=5.0V			±3	LSB	
	accuracy	8 1	oit mode	f(XIN)=øAD=10 MHz, Vref=Vcc=5.0V			±2	LSB
	101	oit mode	f(XIN)=ØAD=10 MHz, Vref=Vcc=3.3V			±5	LSB	
		8 1	oit mode	f(XIN)=ØAD=10 MHz, Vref=Vcc=3.3V			±2	LSB
RLADDER	Ladder resistance			VREF=VCC	10		40	kΩ
tconv	Conversion time		10 bit mode	f(XIN)=ØAD=10 MHz, Vref=Vcc=5.0V	3.3			μs
			8 bit mode	f(XIN)=ØAD=10 MHz, Vref=Vcc=5.0V	2.8			μs
t SAMP	Sampling time				TBD			μs
VREF	Reference voltage				2.0		Vcc	V
VIA	Analog input voltage			0		Vref	V	
_	A-D operation	Without s	ample & hold		0.25		10	MHz
	clock frequency ²	With sar	mple & hold		1.0		10	MHz

Note

- 1: Referenced to Vcc=AVcc=2.7 to 5.5V at Topr = -20 to 85 °C / -40 to 85 °C unless otherwise specified.
- 2: When fAD is 10 MHz more, divide the fAD and make A-D operation clock frequency (ØAD) lower than
- 3: When the Vcc is less than 4.2V, divide the fAD and make A-D operation clock frequency (ØAD) lower than fAD/2.

Table 16.4 Flash Memory Version Electrical Characteristics

Cymphol	Parameter	NA			Llmit	
Symbol	Parameter	Measuring condition	Min.	Тур.	Max	Unit
_	Byte program time			75	TBD	μs
-	Block erase time			400	TBD	ms
_	Program, Erase Voltage		2.7		5.5	V
_	Read Voltage		2.7		5.5	V
_	Program, Erase Temperature		0	_	60	°C

Note

Table 16.5 Voltage Detection Circuit Electrical Characteristics

Symbol	Parameter	Measuring condition	Standard			1.1-14
Cymbol	raidiffeter	weasaring condition	Min.	Тур.	Max.	Unit
Vdet4	Voltage detection level		3.3	3.8	4.3	V
	Voltage detection interrupt request generating time ²			40		V
	Voltage detection circuit self consumption current	VC27="1"		TBD		V
td(E-A)	Waiting time till voltage detection circuit operation starts ³				20	V

Note

- 1: The measureing condition is Vcc=AVcc=5.0 V and Topr=25 °C.
- 2: This shows the time till the voltage detection interrupt request is generated since the voltage passes Vdet.
- 3: This shows the required time till the voltage detection circuit operates when setting to "1" again.

^{1:} Referenced to Vcc1=AVcc=2.7 to 5.5V at Topr = 0 to 60 °C unless otherwise specified.

Table 16.6 Power-on Reset Circuit Electrical Characteristics

Symbol	Parameter	Measuring condition	Standard Min. Typ.		Max.	Unit
	Power-on reset start time ²	Vcc<0.5V	TBD			ms
	Power-on reset cancel operation start voltage		3.3	3.8	4.3	V
	Hardware reset 2 cancel operation start voltage		3.3	3.8	4.3	V
	Supply start up condition when using power-on reset circuit	Intergradation time to 0V<2.7V			TBD	ms

Note

- 1: The measuring condition is Vcc=AVcc=5.0 V and Topr=25 °C.
- 2: Keep Vcc<0.5V for over regulated time to execute the reset operation.

Table 16.7 High-speed Ring Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Measuring condition	Standard Min. Typ.		Max.	Unit
	Settable high-speed ring oscillator minimum period	Set "0016" in the HR1 register		TBD		ns
	High-speed ring oscillator adjusted unit	Differences when setting "0116" and "0016" in the HR register		1		ns

Note

1: The measuring condition is Vcc=AVcc=5.0 V and Topr=25 $^{\circ}\text{C}.$

Table 16.8 Power Circuit Timing Characteristics

Symbol	Parameter	Measuring condition	Standard			T
Symbol	i didiffetei	Weasuring condition	Min.	Тур.	Max.	Unit
td(P-R)	Time for internal power supply stabilization during powering-on ²				2	ms
td(R-S)	STOP release time ³				150	μs

Note

- 1: The measuring condition is Vcc=AVcc=2.7 to 5.0 V and Topr=25 °C.
- 2: This shows the wait time untill the internal power supply generating circuit is stabilized during power-on.
- 3: This shows the time till BCLK starts from the interrupt acknowledgement to cancel stop mode.

Table 16.9 Electrical Characteristics (1) [Vcc=5V]

Cb. a.l	Б	arameter	Moscuring	condition	Standard			
Symbol	P	rarameter	ivieasuring c	Measuring condition			Max.	Unit
	"H" output voltage	Except XOUT	IoH=-5mA		Vcc-2.0		Vcc	V
Vон			Іон=-200μА		Vcc-0.3		Vcc	V
		Хоит	Drive ability HIGH	он=-1 mA	Vcc-2.0		Vcc	V
			Drive ability LOW	он=-500μΑ	Vcc-2.0		Vcc	V
	"L" output voltage	P10 to P17	IOH= 5 mA				2.0	V
VoL	, ,	Except Xout	Іон= 200 μА				0.45	V
		P10 to P17	Drive ability HIGH	он= 10 mA			2.0	V
			Drive ability LOW	OH= 5 mA			2.0	٧
		Хоит	Drive ability HIGH	он= 1 mA			2.0	V
		1.1-0.	Drive ability LOW	он=500μΑ			2.0	V
VT+-VT-	Hysteresis	INT0, INT1, INT2, INT3, KI0, KI1, KI2, KI3, CNTR0, CNTR1, TCIN, RxD0, RxD1			0.2		1.0	V
		RESET			0.2		2.2	V
liн	"H" input current		Vi=5V				5.0	μA
lıL	"L" input current		Vi=0V				-5.0	μA
RPULLUP	Pull-up resistance		Vi=0V		30	50	167	kΩ
RfXIN	Feedback resistance	XIN				1.0		ΜΩ
fRING	Low ring oscillator frequency				40	125	250	kHz
VRAM	RAM retention voltage		At stop mode		2.0			V

^{1 :} Referenced to Vcc=AVcc=4.2 to 5.5V at Topr = -20 to 85 $^{\circ}$ C / -40 to 85 $^{\circ}$ C, f(BCLK)=20MHz unless otherwise specified.

Table 16.10 Electrical Characteristics (2) [Vcc=5V]

Symbol	Parameter		Me	asuring condition		Standard		Unit
Cymbol	T die		1410	adding dentalion	Min.	Typ.	Max.	Offic
			High-speed mode	XIN=20 MHz (square wave) High-speed ring oscillator off Low-speed ring oscillator on=100 kHz No division		9.0	TBD	mA
				Xin=5 MHz (square wave) High-speed ring oscillator off Low-speed ring oscillator on=100 kHz No division		3.5		mA
	Power supply current (Vcc1=4.2 to 5.5V) In single-chip mode, the output pins are open and other pins are Vss	_	Medium-speed mode	XIN=20 MHz (square wave) High-speed ring oscillator off Low-speed ring oscillator on=100 kHz Division by 8		TBD		mA
				XIN=5 MHz (square wave) High-speed ring oscillator off Low-speed ring oscillator on=100 kHz Division by 8		TBD		mA
			High-speed ring oscillator mode	Main clock off High-speed ring oscillator on=8 MHz Low-speed ring oscillator on=100 kHz No division		TBD	TBD	mA
				Main clock off High-speed ring oscillator on=8 MHz Low-speed ring oscillator on=100 kHz Division by 8		TBD		mA
			Low-speed ring oscillator mode	Main clock off High-speed ring oscillator off Low-speed ring oscillator on=100 kHz Division by 8		0.8		mA
			Wait mode	Main clock off High-speed ring oscillator off Low-speed ring oscillator on=100 kHz At wait mode ² Peripheral clock operation		43		μА
		Wai	Wait mode	Main clock off High-speed ring oscillator off Low-speed ring oscillator on=100 kHz At wait mode ²		33		μA
				Peripheral clock off				
			Stop mode	Main clock off High-speed ring oscillator off Low-speed ring oscillator off CM10="1" Peripheral clock off		1.0	TBD	μА

^{1:} The power supply current measuring is executed using the measuring program on frash memory. 2: Timer Y is operated with timer mode.

Table 16.11 Electrical Characteristics (3) [Vcc=3V]

Symbol	Por	ameter	Measuring	condition		Standard		11.3
Syllibol	Fai	ameter	ivicasumig	Wicasaring condition		Typ.	Max.	Unit
	"H" output voltage	Except XOUT	IOH=-1mA		Vcc-0.5		Vcc	V
Vон		Хоит	Drive ability HIGH	Iон=-0.1 mA	Vcc-0.5		Vcc	V
			Drive ability LOW	Іон=-50 μΑ	Vcc-0.5		Vcc	V
	"L" output voltage	P10 to P17 Except Xout	Iон= 1 mA				0.5	V
VoL		P10 to P17	Drive ability HIGH	IOH= 2 mA			0.5	V
			Drive ability LOW	IOH= 1 mA			0.5	V
		Хоит	Drive ability HIGH	Iон= 0.1 mA			0.5	V
			Drive ability LOW	Іон=50 μА			0.5	V
VT+-VT-	Hysteresis	INT0, INT1, INT2, INT3, KI0, KI1, KI2, KI3, CNTR0, CNTR1, TCIN, RxD0, RxD1			0.2		0.8	٧
		RESET			0.2		1.8	V
liн	"H" input current		Vi=3V				4.0	μA
lıL	"L" input current		VI=0V				-4.0	μA
RPULLUP	Pull-up resistance		VI=0V		66	160	500	kΩ
RfXIN	Feedback resistance	XIN				3.0		MΩ
fRING-S	Low-speed ring oscillator frequency				40	125	250	kHz
VRAM	RAM retention voltage		At stop mode		2.0			V

^{1 :} Referenced to Vcc=AVcc=2.7 to 3.3V at Topr = -20 to 85 °C / -40 to 85 °C, f(BCLK)=5MHz unless otherwise specified.

Table 16.12 Electrical Characteristics (4) [Vcc=3V]

Symbol	Parameter		Measuring condition			Standard		
			Wedsuring condition		Min.	Тур.	Max.	Unit
		Hig	gh-speed ode	XIN=20 MHz (square wave) High-speed ring oscillator off Low-speed ring oscillator on=100 kHz No division		8.0	TBD	mA
				XIN=5 MHz (square wave) High-speed ring oscillator off Low-speed ring oscillator on=100 kHz No division		3.0		mA
		Mermon	dium-speed de	X _{IN} =20 MHz (square wave) High-speed ring oscillator off Low-speed ring oscillator on=100 kHz Division by 8		TBD	mA mA	
				X _{IN=5} MHz (square wave) High-speed ring oscillator off Low-speed ring oscillator on=100 kHz Division by 8		TBD		mA
Icc	Power supply current (Vccr=2.7 to 3.3V) In single-chip mode, the output pins are open and other pins are Vss		gh-speed ring cillator mode	Main clock off High-speed ring oscillator on=8 MHz Low-speed ring oscillator on=100 kHz No division		TBD	TBD	mA mA mA mA mA mA
				Main clock off High-speed ring oscillator on=8 MHz Low-speed ring oscillator on=100 kHz Division by 8		TBD		mA
	uic voo		w-speed ring cillator mode	Main clock off High-speed ring oscillator off Low-speed ring oscillator on=100 kHz Division by 8		0.8		mA
		Wait mode	ait mode	Main clock off High-speed ring oscillator off Low-speed ring oscillator on=100 kHz At wait mode ² Peripheral clock operation		TBD		μА
		Wa	Wait mode	Main clock off High-speed ring oscillator off Low-speed ring oscillator on=100 kHz At wait mode ²		TBD		μА
		Sto	op mode	Peripheral clock off Main clock off High-speed ring oscillator off Low-speed ring oscillator off CM10='1" Peripheral clock off		1.0	TBD	μА

^{1:} The power supply current measuring is executed using the measuring program on frash memory.

2: Timer Y is operated with timer mode.

17. Flash Memory Version

17.1 Overview

The flash memory version has two modes—CPU rewrite and standard serial input/output—in which its flash memory can be operated on.

Table 17.1 outlines the performance of flash memory version (see "Table 1.1 Performance" for the items not listed on Table 17.1).

Table 17.1 Flash Memory Version Performance

Item	Specification		
Flash memory operating mode	2 modes (CPU rewrite and standard serial I/O)		
Erase block	See "Figure 17.1. Flash Memory Block Diagram"		
Method for program	In units of byte		
Method for erasure	Block erase		
Program, erase control method	Program and erase controlled by software command		
Protect method	Blocks 0 and 1 protected by block 0, 1 program enable bit		
Number of commands	5 commands		
Number of program and erasure	100 times		
Data Retention	10 years		
ROM code protection	Standard serial I/O mode is supported.		

Table 17.2 Flash Memory Rewrite Modes

Flash memory	CPU rewrite mode	Standard serial I/O mode
rewrite mode		
Function	User ROM area is rewritten by executing software commands from the CPU. EW0 mode: Can be rewritten in any area other than the flash memory EW1 mode: Can be rewritten in the flash memory	User ROM area is rewritten by using a dedicated serial programmer. Standard serial I/O mode 1: Clock sync serial I/O Standard serial I/O mode 2: UART
Areas which	User ROM area	User ROM area
can be rewritten		
Operation	Single chip mode	Boot mode
mode		
ROM	None	Serial programmer
programmer		

R8C/11 Group 17. Memory Map

17.2 Memory Map

The ROM in the flash memory version is separated between a user ROM area and a boot ROM area (reserved area). Figure 17.1 shows the block diagram of flash memory.

The user ROM area is divided into several blocks. The user ROM area can be rewritten in CPU rewrite and standard serial input/output modes. Block 1 and Block 0 are enabled for rewrite in CPU rewrite mode by setting the FMR02 bit in the FMR0 register to "1" (rewrite enabled).

The rewrite program for standard serial I/O mode is stored in the boot ROM area before shipment.




Figure 17.1 Flash Memory Block Diagram

17.3 Functions To Prevent Flash Memory from Rewriting

To prevent the flash memory from being read or rewritten easily, standard serial input/output mode has an ID code check function.

17.3.1 ID Code Check Function

Use this function in standard serial input/output mode. Unless the flash memory is blank, the ID codes sent from the programmer and the ID codes written in the flash memory are compared to see if they match. If the ID codes do not match, the commands sent from the programmer are not accepted. The ID code consists of 8-bit data, the areas of which, beginning with the first byte, are 00FFDF16, 00FFE316, 00FFE316, 00FFE716, and 00FFFB16. Prepare a program in which the ID codes are preset at these addresses and write it in the flash memory.




Figure 17.2 Address for ID Code Stored

17.4 CPU Rewrite Mode

In CPU rewrite mode, the user ROM area can be rewritten by executing software commands from the CPU. Therefore, the user ROM area can be rewritten directly while the microcomputer is mounted onboard without having to use a ROM programmer, etc. Make sure the Program and the Block Erase commands are executed only on each block in the user ROM area.

For interrupts requested during an erase operation in CPU rewrite mode, the R8C/11 flash module offers an "erase-suspend" feature which allow the erase operation to be suspended, and access made available to the flash.

During CPU rewrite mode, the user ROM area be operated on in either Erase Write 0 (EW0) mode or Erase Write 1 (EW1) mode. Table 17.3 lists the differences between Erase Write 0 (EW0) and Erase Write 1 (EW1) modes.

Table 17.3 EW0 Mode and EW1 Mode

Item	EW0 mode	EW1 mode
Operation mode	Single chip mode	Single chip mode
Areas in which a	User ROM area	User ROM area
rewrite control		
program can be located		
Areas in which a	Must be transferred to any area other	Can be executed directly in the user
rewrite control	than the flash memory (e.g., RAM)	ROM area
program can be executed	before being executed	
Areas which can be	User ROM area	User ROM area
rewritten		However, this does not include the
		block in which a rewrite control program exists ¹
Software command	None	Program, Block Erase command
limitations		Cannot be executed on any block in
		which a rewrite control program exists
		Read Status Register command
		Cannot be executed
Modes after Program or	Read Status Register mode	Read Array mode
Erase		
CPU status during Auto	Operating	Hold state (I/O ports retain the state in
Write and Auto Erase		which they were before the command
		was executed)
Flash memory status	Read the FMR0 register FMR00,	Read the FMR0 register FMR00,
detection	FMR06, and FMR07 bits in a	FMR06, and FMR07 bits in a program
	program	
	Execute the Read Status Register	
	command to read the status	
	register SR7, SR5, and SR4.	
Conditions for	Set the FMR40 and FMR41 bits in	When an interrupt which is set for
transferring to	the FMR4 register to "1" by program.	enabled occurs while the FMR40 bit in
erase-suspend		the FMR4 register is set to "1".

Notes:

1. Block 1 and Block 0 are enabled for rewrite by setting the FMR02 bit in the FMR0 register to "1" (rewrite enabled).

17.4.1 EW0 Mode

The microcomputer is placed in CPU rewrite mode by setting the FMR01 bit in the FMR0 register to "1" (CPU rewrite mode enabled), ready to accept commands. In this case, because the FMR1 register's FMR11 bit = 0, EW0 mode is selected.

Use software commands to control program and erase operations. Read the FMR0 register or status register to check the status of program or erase operation at completion.

When moving to an erase-suspend, set the FMR40 bit to "1" (erase-suspend enabled) and the FMR41 bit to "1" (suspend requested). Wait for td(SR-ES) and make sure that the FMR46 bit is set to "1" (auto-erase inactive) before accessing the user ROM space. The erase operation resumes by setting the FMR41 bit to "0" (erase restart).

17.4.2 EW1 Mode

EW1 mode is selected by setting FMR11 bit to "1" (EW1 mode) after setting the FMR01 bit to "1" (CPU rewrite mode enabled).

Read the FMR0 register to check the status of program or erase operation at completion. Avoid executing software commands of Read Status register in EW1 mode.

To enable the erase-suspend function, the Block Erase command should be executed after setting the FMR40 bit to "1" (erase-suspend enabled). An interrupt to request an erase-suspend must be in enabled state. Once being placed in an erase-suspend upon td(SR-ES) from the interrupt request, the interrupt request is generated.

When an interrupt request is generated, FMR41 bit is automatically set to "1" (suspend requested) and the auto-erase operation is halted. If the auto-erase operation is not completed (FMR00 bit is "0") when the interrupt routine is ended, the Block Erase command should be executed again by setting the FMR41 bit to "0" (erase restart).



Figure 17.3 shows the FMR0 and FMR1 registers. Figure 17.4 shows the FMR4 register.

• FMR00 Bit

This bit indicates the operating status of the flash memory. The bit is "0" during programming, erasing, or erase-suspend mode; otherwise, the bit is "1".

• FMR01 Bit

The microcomputer is made ready to accept commands by setting the FMR01 bit to "1" (CPU rewrite mode).

• FMR02 Bit

The Block1 and Block0 do not accept the Program and Block Erase commands if the FMR02 bit is set to "0" (rewrite disabled).

• FMSTP Bit

This bit is provided for initializing the flash memory control circuits, as well as for reducing the amount of current consumed in the flash memory. The flash memory is disabled against access by setting the FMSTP bit to "1". Therefore, the FMSTP bit must be written to by a program in other than the flash memory.

In the following cases, set the FMSTP bit to "1":

- When flash memory access resulted in an error while erasing or programming in EW0 mode (FMR00 bit not reset to "1" (ready))
- When entering ring oscillator mode (main clock stop)

Figure 17.6 shows a flow chart to be followed before and after entering ring oscillator mode (main clock stop).

Note that when going to stop or wait mode while the CPU rewrite mode is disabled, the FMR0 register does not need to be set because the power for the flash memory is automatically turned off and is turned back on again after returning from stop or wait mode.

• FMR06 Bit

This is a read-only bit indicating the status of auto program operation. The bit is set to "1" when a program error occurs; otherwise, it is cleared to "0". For details, refer to the description of the full status check.

• FMR07 Bit

This is a read-only bit indicating the status of auto erase operation. The bit is set to "1" when an erase error occurs; otherwise, it is set to "0". For details, refer to the description of the full status check.

• FMR11 Bit

Setting this bit to "1" (EW1 mode) places the microcomputer in EW1 mode.

• FMR40 bit

The erase-suspend function is enabled by setting the FMR40 bit to "1" (valid).

• FMR41 bit


In EW0 mode, the flash module goes to erase-suspend mode when the FMR41 bit is set to "1". In EW1 mode, the FMR41 bit is automatically set to "1" (suspend requested) when an enabled interrupt occurred, and then the flash module goes to erase-suspend mode.

The auto-erase operation restarts when the FMR41 bit is set to "0" (erase restart).

• FMR46 bit


The FMR46 bit is set to "0" during auto-erase execution and set to "1" during erase-suspend mode. Avoid accessing to the flash memory when this bit is set to "0".






- 1. To set this bit to "1", write "0" and then "1" in succession. Make sure no interrupts will occur before writing "1" after writing "0".
 - Set the microcomputer in read array mode before writing to this bit.
- 2. To set this bit to "1", write "0" and then "1" in succession when the FMR01 bit = 1. Make sure no interrupts will occur before writing "1" after writing "0".
- 3. Write to this bit from a program in other than the flash memory.
- 4. This flag is set to "0" by executing the Clear Status command.
- 5. Effective when the FMR01 bit = 1 (CPU rewrite mode). If the FMR01 bit = 0, although the FMSTP bit can be set to "1" by writing "1", the flash memory is neither placed in low power mode nor initialized.

Figure 17.3 FMR0 Register



^{1.} To set this bit to "1", write "0" and then "1" in succession when the FMR01 bit = 1. Make sure no interrupts will occur before writing "1" after writing "0". The FMR01 and FMR11 bits both are set to "0" by setting the FMR01 bit to "0".

Flash memory control register 4



Notes:

- 1. To set this bit to "1", write "0" and then "1" in succession. Make sure no interrupts will occur before writing "1" after writing "0".
- 2. This bit is valid only when the FMR40 bit is set to "1" (valid) and can only be written before ending an erase after issuing an erase command. Other than this period, this bit is set to "1". In EW0 mode, this bit can be set to "0" and "1" by program.
 - In EW1 mode, this bit is automatically set to "1" if a maskable interrupt occurs during an erase operation while the FMR40 bit is set to "1". This bit can not be set to "1" by program. (Can be set to "0".)

Figure 17.3-2 FMR1 Register and FMR4 Register

Figures 17.5 and 17.6 show the setting and resetting of EW0 mode and EW1 mode, respectively.




Figure 17.4 Setting and Resetting of EW0 Mode




Figure 17.5 Setting and Resetting of EW1 Mode




Figure 17.6 Processing Before and After Ring Oscillator Mode (Main Clock Stop)

17.4.3 Software Commands

Software commands are described below. The command code and data must be read and written in 8-bit units.

Table 17.4 Software Commands

		First bus cycle	€	Second bus cycle		
Command	Mode	Address	Data (D7 to D0)	Mode	Address	Data (D7 to D0)
Read array	Write	Х	FF16			
Read status register	Write	X	7016	Read	X	SRD
Clear status register	Write	X	5016			
Program	Write	WA	4016	Write	WA	WD
Block erase	Write	X	2016	Write	BA	D016

SRD: Status register data (D7 to D0)

WA: Write address (Make sure the address value specified in the the first bus cycle is the same address as the write address specified in the second bus cycle.)

WD: Write data (8 bits)

BA: Uppermost block address

X: Any address in the user ROM area

Read Array Command

This command reads the flash memory.

Writing 'FF16' in the first bus cycle places the microcomputer in read array mode. Enter the read address in the next or subsequent bus cycles, and the content of the specified address can be read in 8-bit units.

Because the microcomputer remains in read array mode until another command is written, the contents of multiple addresses can be read in succession.

• Read Status Register Command

This command reads the status register.

Write '7016' in the first bus cycle, and the status register can be read in the second bus cycle. (Refer to Section 17.4.5, "Status Register.") When reading the status register too, specify an address in the user ROM area.

Avoid executing this command in EW1 mode.

Clear Status Register Command

This command sets the status register to "0".

Write '5016' in the first bus cycle, and the FMR06 to FMR07 bits in the FMR0 register and SR4 to SR5 in the status register will be set to "0".

• Program Command

This command writes data to the flash memory in one byte units.

Write '4016' in the first bus cycle and write data to the write address in the second bus cycle, and an auto program operation (data program and verify) will start. Make sure the address value specified in the first bus cycle is the same address as the write address specified in the second bus cycle.

Check the FMR00 bit in the FMR0 register to see if auto programming has finished. The FMR00 bit is "0" during auto programming and set to "1" when auto programming is completed.

Check the FMR06 bit in the FMR0 register after auto programming has finished, and the result of auto programming can be known. (Refer to Section 17.4.6, "Full Status Check.")

Writing over already programmed addresses is inhibited.

When the FMR02 bit in the FMR0 register is set to "0" (rewrite disabled), the Program command on the Block0 and Block1 is not accepted.

In EW1 mode, do not execute this command on any address at which the rewrite control program is located.

In EW0 mode, the microcomputer goes to read status register mode at the same time auto programming starts, making it possible to read the status register. The status register bit 7 (SR7) is set to "0" at the same time auto programming starts, and set back to "1" when auto programming finishes. In this case, the microcomputer remains in read status register mode until a read command is written next. The result of auto programming can be known by reading the status register after auto programming has finished.




Figure 17.7 Program Command

Block Erase

Write '2016' in the first bus cycle and write 'D016' to the uppermost address of a block in the second bus cycle, and an auto erase operation (erase and verify) will start.

Check the FMR00 bit in the FMR0 register to see if auto erasing has finished.

The FMR00 bit is "0" during auto erasing and set to "1" when auto erasing is completed.

When using the erase-suspend function in EW0 mode, the FMR46 bit in the FMR4 register should be checked to see if the flash memory is placed in a erase-suspend. The FMR46 bit is set to "0" when auto-erase operation is active and set to "0" auto-erase operation is inactive.

Check the FMR07 bit in the FMR0 register after auto erasing has finished, and the result of auto erasing can be known. (Refer to Section 17.4.6, "Full Status Check.")

When the FMR02 bit in the FMR0 register is set to "0" (rewrite disabled), the Block Erase command on the Block0 and Block1 is not accepted.

Figure 17.9 shows an example of a block erase flowchart when the erase-suspend function is not used. Figure 17.10 shows an example of a block erase flowchart when the erase-suspend function is used.

In EW1 mode, do not execute this command on any address at which the rewrite control program is located.

In EW0 mode, the microcomputer goes to read status register mode at the same time auto erasing starts, making it possible to read the status register. The status register bit 7 (SR7) is cleared to "0" at the same time auto erasing starts, and set back to "1" when auto erasing finishes. In this case, the microcomputer remains in read status register mode until the Read Array command is written next.




Figure 17.8 Block Erase Command (When Not Using Erase-suspend Function)




Figure 17.9 Block Erase Flow Chart (When Using Erase-suspend Function)

17.4.4 Status Register

The status register indicates the operating status of the flash memory and whether an erase or programming operation terminated normally or in error. The status of the status register can be known by reading the FMR00, FMR06, and FMR07 bits in the FMR0 register.

Table 17.5 lists the status register.

In EW0 mode, the status register can be read in the following cases:

- (1) When a given address in the user ROM area is read after writing the Read Status Register com-
- (2) When a given address in the user ROM area is read after executing the Program or Block Erase command but before executing the Read Array command.

• Sequencer Status (SR7 and FMR00 Bits)

The sequence status indicates the operating status of the flash memory. SR7 = 0 (busy) during auto programming and auto erase, and is set to "1" (ready) at the same time the operation finishes. SR7 = 0 (busy) during erase suspend mode.

• Erase Status (SR5 and FMR07 Bits)

Refer to Section 17.4.6, "Full Status Check."

• Program Status (SR4 and FMR06 Bits)

Refer to Section 17.4.6, "Full Status Check."

Table 17.5 Status Register

Status register	FMR0 register	Status name	Con	Value after	
bit	bit	Status fiame	"0"	"1"	reset
SR7 (D7)	FMR00	Sequencer status	Busy	Ready	1
SR6 (D6)		Reserved	-	-	
SR5 (D5)	FMR07	Erase status	Terminated normally	Terminated in error	0
SR4 (D4)	FMR06	Program status	Terminated normally	Terminated in error	0
SR3 (D3)		Reserved	-	-	
SR2 (D2)		Reserved	-	-	
SR1 (D1)		Reserved	-	-	
SR0 (D0)		Reserved	-	-	

- D7 to D0: Indicates the data bus which is read out when the Read Status Register command is executed.
- The FMR07 bit (SR5) and FMR06 bit (SR4) are set to "0" by executing the Clear Status Register com-
- When the FMR07 bit (SR5) or FMR06 bit (SR4) = 1, the Program and Block Erase commands are not accepted.



17.4.5 Full Status Check

When an error occurs, the FMR06 to FMR07 bits in the FMR0 register are set to "1", indicating occurrence of each specific error. Therefore, execution results can be verified by checking these status bits (full status check). Table 17.6 lists errors and FMR0 register status. Figure 17.11 shows a full status check flowchart and the action to be taken when each error occurs.

Table 17.6 Errors and FMR0 Register Status

FRM00 register				
(status register)				
status		Error	Error occurrence condition	
FMR07	FMR06			
(SR5)	(SR5) (SR4)			
1	1	Command	When any command is not written correctly	
		sequence error	• When invalid data was written other than those that can be writ-	
			ten in the second bus cycle of the Block Erase command (i.e.,	
			other than 'D016' or 'FF16') ¹	
1 0 Erase		Erase error	When the Block Erase command was executed but not automati-	
			cally erased correctly	
0 1 Pro		Program error	When the Program command was executed but not automatically	
			programmed correctly.	

Notes:

1. Writing 'FF16' in the second bus cycle of these commands places the microcomputer in read array mode, and the command code written in the first bus cycle is nullified.




Figure 17.10 Full Status Check and Handling Procedure for Each Error

17.5 Standard Serial I/O Mode

In standard serial input/output mode, the user ROM area can be rewritten while the microcomputer is mounted on-board by using a serial programmer suitable for this microcomputer. For more information about serial programmers, contact the manufacturer of your serial programmer. For details on how to use, refer to the user's manual included with your serial programmer.

Table 17.7 lists pin functions (flash memory standard serial input/output mode). Figures 17.12 to 17.14 show pin connections for standard serial input/output mode.

17.5.1 ID Code Check Function

This function determines whether the ID codes sent from the serial programmer and those written in the flash memory match (refer to Section 17.3, "Functions to Prevent Flash Memory from Rewriting").

Table 17.7 Pin Functions (Flash Memory Standard Serial I/O Mode)

Pin	Name	I/O	Description
Vcc,Vss	Power input		Apply the voltage guaranteed for Program and Erase to Vcc pin and 0V to Vss pin.
IVcc	IVcc		Connect capacitor (0.1 μF) to Vss.
RESET	Reset input	I	Reset input pin. While RESET pin is "L" level, input a 20 cycle or longer clock to XIN pin.
P46/XIN	P46 input/Clock input	ı	Connect a ceramic resonator or crystal oscillator between X IN and XOUT pins in standard serial I/O mode 2. In standard serial I/O mode
P47/XOUT	P47 input/Clock output	I/O	connect a ceramic resonator or crystal oscillator between X IN and XOUT pins, or input "H" or "L" level signal, or open.
AVcc, AVss	Analog power supply input	ı	Connect AVss to Vss and AVcc to Vcc, respectively.
VREF	Reference voltage input	I	Enter the reference voltage for AD from this pin.
P00 to P06	Input port P0	I	Input "H" or "L" level signal or open.
P10 to P17	Input port P1	I	Input "H" or "L" level signal or open.
P30 to P33	Input port P3	1	Input "H" or "L" level signal or open.
P45	Input port P4	I	Input "H" or "L" level signal or open.
P07	TxD output	0	Serial data output pin
MODE	MODE	I/O	Standard serial I/O mode 1: connect to flash programmer Standard serial I/O mode 2: Input "L".
CNVss	CNVss	I/O	Standard serial I/O mode 1: connect to flash programmer Standard serial I/O mode 2: Input "L".
P37	RxD input	0	Serial data input pin




Figure 17.11 Pin Connections for Standard Serial I/O Mode

• Example of Circuit Application in the Standard Serial I/O Mode

Figures 17.13 and 17.14 show examples of circuit application in standard serial I/O mode 1 and mode 2, respectively. Refer to the serial programmer manual of your programmer to handle pins controlled by the programmer.




Figure 17.12 Circuit Application in Standard Serial I/O Mode 1




Figure 17.13 Circuit Application in Standard Serial I/O Mode 2

18. On-chip debugger

The microcomputer has functions to execute the on-chip debugger. Refer to "Appendix 2 Connecting examples for serial writer and on-chip debugging emulator". Refer to the respective on-chip debugger manual for the details of the on-chip debugger. Next, here are some explanations for the respective functions. Debugging the user system which uses these functions is not available. When using the onchip debugger, design the system without using these functions in advance. Additionally, the on-chip debugger uses the address "0C00016 to 0C7FF16 of the flash memory, thus avoid using for the user system.

18.1 Address match interrupt

The interrupt request is generated right before the arbitrary address instruction is executed. The debugger break function uses the address match interrupt. Refer to "10.4 Address match interrupt" for the details of the address match interrupt. Also, avoid using the address match interrupt with using the user system when using the on-chip debugger.

18.2 Single step interrupt

The interrupt request is generated every time one instruction is executed. The debugger single step function uses the single step interrupt. The other interrupt is not generated when using the single step interrupt. The single step interrupt is only for the developed support tool.

18.3 UART1

The UART1 is used for the communication with the debugger (or the personal computer). Refer to "13. Serial I/O" for the details of UART1. Also, avoid using the UART1 and the functions (P0o/AN7 and P37) which share the UART1 pins.

18.4 BRK instruction

The BRK interrupt request is generated. Refer to "10.1 Interrupt overview" and "R8C/Tiny series software manual". Also, avoid using the BRK instruction with using the user system when using the on-chip debugger.



R8C/11 Group 19. Usage Notes

19. Usage Notes

19.1 Stop Mode and Wait Mode

When entering stop mode or wait mode, an instruction queue pre-reads 4 bytes from the WAIT instruction or an instruction that sets the CM10 bit in the CM1 register to "1" (all clocks stopped) before the program stops. Therefore, insert at least four NOPs after the WAIT instruction or an instruction that sets the CM10 bit to "1".

19.2 Interrupts

19.2.1 Reading Address 0000016

Avoid reading the address 0000016 in a program. When a maskable interrupt request is accepted, the CPU reads interrupt information (interrupt number and interrupt request priority level) from the address 0000016 during the interrupt sequence. At this time, the IR bit for the accepted interrupt is set to "0".

If the address 0000016 is read in a program, the IR bit for the interrupt which has the highest priority among the enabled interrupts is set to "0". This may cause a problem that the interrupt is canceled, or an unexpected interrupt is generated.

19.2.2 SP Setting

Set any value in the SP before accepting an interrupt. The SP is set to '000016' after reset. Therefore, if an interrupt is accepted before setting any value in the SP, the program may go out of control.

19.2.3 External Interrupt and Key Input Interrupt

Either an "L" level or an "H" level of at least 250 ns width is necessary for the signal input to the $\overline{\text{INT}}_0$ to $\overline{\text{INT}}_3$ pins and $\overline{\text{KI}_0}$ to $\overline{\text{KI}_3}$ pins regardless of the CPU clock.

19.2.4 Watchdog Timer Interrupt

Initialize the watchdog timer after a watchdog timer interrupt occurs.

19.2.5 Changing Inerrupt Source

The IR bit in the corresponding interrupt control register may be set to "1" (interrupt requested) when the interrupt source changes. When using an interrupt, the corresponding IR bit should be set to "0" (no interrupt requested) after changing the interrupt source.

In addition, the changes of interrupt sources said here include all factors that change the interrupt sources assigned to individual software interrupt numbers, polarities, and timing. Therefore, when a mode change in the peripheral functions etc. involves interrupt sources, edge polarities, and timing, the corresponding IR bit should be set to "0" (no interrupt requested) after the change. Refer to the description of each peripheral function for the interrupts caused by the peripheral functions. Figure 1.1 shows an example of the procedure for changing interrupt sources.






Figure 19.1 Example of Procedure for Changing Interrupt Source

19.2.6 Changing Interrupt Control Register

- (1) Each interrupt control register can only be modified while no interrupt requests corresponding to that register are generated. If interrupt requests managed by any interrupt control register are likely to occur, disable the interrupts before changing the interrupt control register.
- (2) To modify any interrupt control register after disabling interrupts, be careful with the instructions used.

When Changing Other Than IR Bit

If an interrupt request corresponding to that register is generated while executing the instruction, the IR bit may not be set to "1" (interrupt requested), with the result that the interrupt request is ignored. If this presents a problem, use the following instructions to modify the register.

Instructions to use: AND, OR, BCLR, BSET

When Changing IR Bit

Even when the IR bit is cleared to "0" (interrupt not requested), it may not actually be cleared to "0" depending on the instruction used. Therefore, use the MOV instruction to set the IR bit to "0".

(3) When disabling interrupts using the I flag, set the I flag according to the following sample programs. Refer to #2 for the change of interrupt control registers in the sample programs.

Sample programs 1 to 3 are to prevent the I flag from being set to "1" (interrupt enabled) before writing to the interrupt control registers for reasons of the internal bus or the instruction queue buffer.

Example 1: Use NOP instructions to prevent I flag being set to "1" before interrupt control register is changed

```
INT_SWITCH1:
   FCLR
                          ; Disable interrupts
    AND.B #00H, 0056H; Set TXIC register to "0016"
   NOP
   NOP
    FSET
            1
                         ; Enable interrupts
```

Example 2: Use dummy read to have FSET instruction wait

```
INT_SWITCH2:
    FCLR
                          ; Disable interrupts
    AND.B #00H, 0056H ; Set TXIC register to "0016"
    MOV.W MEM, R0 ; <u>Dummy read</u>
    FSET
                          ; Enable interrupts
```

Example 3: Use POPC instruction to change I flag

```
INT SWITCH3:
   PUSHC FLG
   FCLR
                       ; Disable interrupts
           - 1
   AND.B #00H, 0056H; Set TXIC register to "0016"
   POPC FLG ; Enable interrupts
```



19.3 Timers

19.3.1 Timers X, Y and Z

(1) Timers X, Y and Z stop counting after reset. Therefore, a value must be set to these timers and prescalers before starting counting.

(2) Even if the prescalers and timers are read out simultaneously in 16-bit units, these registers are read byte-by-byte in the microcomputer. Consequently, the timer value may be updated during the period these two registers are being read.

19.3.2 Timer X

(1) In pulse period measurement mode, the TXEDG bit and TXUND bit in the TXMR register can be set to "0" by writing "0" to these bits in a program. However, these bits remain unchanged when "1" is written. To set one flag to "0" in a program, write "1" to the other flag by using the MOV instruction. (This prevents any unintended changes of flag.)

Example (when setting TXEDG bit to "0"):

MOV.B #10XXXXXXB,008BH

(2) When changing to pulse period measurement mode from other mode, the contents of the TXEDG bit and TXUND bit are indeterminate. Write "0" to the TXEDG bit and TXUND bit before starting counting.

19.3.3 Timer Z

In programmable one-shot generation mode and programmable wait one-shot generation mode, when setting the TZS bit in the TC register to "0" and the timer reloads the value of reload register and stops. Therefore, the timer count value should be read out in programmable one-shot generation mode and programmable wait one-shot generation mode before the timer stops.

19.3.4 Timer C

(1) The TC register and TM0 register must be read in 16-bit units. This prevents the timer value from being updated during the period the high-byte and low-byte are being read.

Example (when Timer C is read):

MOV.W 0090H,R0 ; Read out timer C



19.4 Serial I/O

(1) When reading data from the UiRB (i=0,1) register even in the clock asynchronous serial I/O mode or in the clock synchronous serial I/O mode. Be sure to read data in 16-bit unit. When the high-byte of the UiRB register is read, the PER and FER bits of the UiRB register and the RI bit of the UiC1 register are set to "0".

Example (when reading receive buffer register):

MOV.W 00A6H, R0 ; Read the U0RB register

(2) When writing data to the UiTB register in the clock asynchronous serial I/O mode with 9-bit transfer data length, data should be written high-byte first then low-byte in 8-bit unit.

Example (when reading transmit buffer register):

MOV.B #XXH, 00A3H ; Write the high-byte of U0TB register MOV.B #XXH, 00A2H ; Write the low-byte of U0TB register

19.5 A-D Converter

- (1) When writing to each bit but except bit 6 in the ADCON0 register, each bit in the ADCON1 register, or the SMP bit in the ADCON2 register, A/D conversion must be stopped (before a trigger occurs). When the VCUT bit in the ADCON1 register is changed from "0" (VREF not connected) to "1" (VREF connected), wait at least 1 µs before starting A/D conversion.
- (2) When changing AD operation mode, select an analog input pin again.
- (3) In one-shot mode, A/D conversion must be completed before reading the AD register. The IR bit in the ADIC register can indicates whether the A/D conversion is completed or not.
- (4) In repeat mode, the undivided main clock must be used for the CPU clock.
- (5) If A/D conversion is forcibly terminated while in progress by setting the ADST bit in the ADCON0 register to "0" (A/D conversion halted), the conversion result of the A/D converter is indeterminate. If the ADST bit is set to "0" in a program, ignore the value of AD register.
- (6) A 0.1 µF capacitor should be connected between the AVcc/VREF pin and AVss pin.



19.6 Flash Memory Version

19.6.1 CPU Rewrite Mode

(1) Operation Speed

Before entering CPU rewrite mode (EW0 or EW1 mode), select 5 MHz or less for CPU clock using the CM06 bit in the CM0 register and the CM16 to CM17 bits in the CM1 register.

(2) Instructions Inhibited Against Use

The following instructions cannot be used in EW0 mode because the flash memory's internal data is referenced: UND instruction, INTO instruction, and BRK instruction

(3) Interrupts

EW0 Mode

- Any interrupt which has a vector in the relocatable vector table can be used providing that its vector is transferred into the RAM space.
- The watchdog timer and oscillation stop detection interrupts can be used because the FMR0 register and FMR1 register are initialized when one of those interrupts occurs. The jump addresses for those interrupt service routines should be set in the fixed vector table.
 - Because the rewrite operation is halted when a watchdog timer, oscillation stop detection or voltage detection interrupt occur, the rewrite program should be executed again after exiting the interrupt service routine.
- The address match interrupt cannot be used because the flash memory's internal data is referenced.

EW1 Mode

- Make sure that any interrupt which has a vector in the variable vector table or address match interrupt will not be accepted during the auto program period or the auto erase period with erasesuspend function disabled.
- Avoid using watchdog timer interrupts.

(4) How to Access

To set the FMR01, FMR02, or FMR11 bit to "1", write "0" and then "1" in succession. This is necessary to ensure that no interrupts will occur before writing "1" after writing "0".

(5) Writing in User ROM Space

In EW0 Mode, if the power supply voltage drops while rewriting any block in which the rewrite control program is stored, a problem may occur that the rewrite control program is not correctly rewritten and, consequently, the flash memory becomes unable to be rewritten thereafter. In this case, standard serial I/O or parallel I/O mode should be used.

(6) Wait Mode

When shifting to wait mode, set the FMR01 bit to "0" (CPU rewrite mode disabled) before executing the WAIT instruction.



19. Usage Notes R8C/11 Group

(7) Stop Mode

When shifting to stop mode, the following settings are required:

- Set the FMR01 bit to "0" (CPU rewrite mode disabled) and disable DMA transfers before setting the CM10 bit to "1" (stop mode).
- Execute the JMP.B instruction subsequent to the instruction which sets the CM10 bit to "1" (stop mode)

Example program

BSET 0, CM1 ; Stop mode JMP.B L1

L1:

Program after returning from stop mode

(8) Ring Oscillator Low Power Dissipation Mode

If the CM05 bit is set to "1", the following commands must not be executed.

- Program
- Block erase



19.7 Noise

(1) Bypass Capacitor between Vcc and Vss Pins Insert a bypass capacitor (at least 0.1 μ F) between Vcc and Vss pins as the countermeasures against noise and latch-up. The connecting wires must be the shortest and widest possible.

(2) Port Control Registers Data Read Error

During severe noise testing, mainly power supply system noise, and introduction of external noise, the data of port related registers may changed. As a firmware countermeasure, it is recommended to periodically reset the port registers, port direction registers and pull-up control registers. However, you should fully examine before introducing the reset routine as conflicts may be created between this reset routine and interrupt routines (i. e. ports are switched during interrupts).

(3) CNVss Pin Wiring

In order to improve the pin tolerance to noise, insert a pull down resistance (about 5 k) between CNVss and Vss, and placed as close as possible to the CNVss pin.




20. Usage notes for on-chip debugger

When using the on-chip debugger to develop the R8C/11 group program and debug, pay the following attention.


- (1) Avoid using P0₀/AN₇/TxD₁₁ pin and P3₇/TxD₁₀/RxD₁ pin.
- (2) When write in the PD3 register (00E7₁₆ address), set bit 7 to "0".
- (3) Avoid accessing the related serial I/O1 register.
- (4) Avoid using from OC000₁₆ address to OC7FF₁₆ address because the on-chip debagger uses these addresses.

Appendix 1. Package Dimensions




Appendix 2. Connecting examples for serial writer and on-chip debugging emulator


Appendix figure 2.1 shows connecting examples with USB Flash Writer and appendix figure 2.2 shows connecting examples with M16C Flash Starter.



Appendix figure 2.1 Connecting examples with USB Flash Writer (M3A-0665)



Appendix figure 2.2 Connecting examples with M16C Flash Starter (M3A-0806)



Appendix figure 2.3 shows connecting examples with emulator E7.

Appendix figure 2.3 Connecting examples with emulator E7 (HS0007TCU01H)

1: No need to connect an oscillation circuit when operating with ring oscillator clock.

Note:

R8C/11 Group Register Index

Register Index

A	P
AD 122 ADCON0 121, 124, 126 ADCON1 121, 124, 126 ADCON2 122 ADIC 49 AIER 63 C CM0 27 CM1 27 CMP1IC 49 CMP2IC 49 D D4INT 20 DRR 134	P0 133 P1 133 P3 133 P4 133 PD0 133 PD0 133 PD1 133 PD3 133 PD4 133 PM0 41 PM1 41 PRCR 40 PREX 68 PREY 77 PREZ 85 PUM 78, 80, 82, 86, 88, 90, 92, 95 PUR0 134
F	PUR1 134
FMR0 142 FMR1 142 FMR4 143 H	R RMAD0 to RMAD1 63 S SORIC 49 SOTIC 49
HR1 29	S1RIC 49 S1TIC 49
INTOF 56 INTOIC 49 INT1IC 49 INT2IC 49 INT3IC 49 INTEN 56	T TC 99 TCC0 60, 99 TCC1 60, 100 TCIC 49 TCOUT 100
K	TCSS 68 , 78, 86
KIEN 61 KUPIC 49	TM0 99 TM1 99 TX 68
O OCD 28	TXIC 49 TXMR 58, 67 , 69, 70, 71, 72, 74

R8C/11 Group Register Index

```
TYIC 49
TYPR 77
TYSC 77
TYZMR 58, 76, 80, 82, 84, 88, 90, 92, 95
TYZOC 77, 85
TZIC 49
TZPR 85
TZSC 85
U
U0BRG 107
U0C0 108
U0C1 109
U0MR 108
U0RB 107
U0TB 107
U1BRG 107
U1C0 108
U1C1 109
U1MR 108
U1RB 107
U1TB 107
UCON 109
VCR1 20
VCR2 20
W
WDC 65
```

WDTR **65** WDTS **65**

REVISION HISTORY

R8C/11 Group Hardware Manual

Rev.	Date		Description	
		Page	Summary	
0.91	Sep 08, 2003		First edition issued	

RENESAS 16-BIT SINGLE-CHIP MICROCOMPUTER HARDWARE MANUAL R8C/11 Group

Publication Data: Rev.0.91 Sep 08, 2003 Published by: Sales Strategic Planning Div. Renesas Technology Corp.

© 2003. Renesas Technology Corp., All rights reserved. Printed in Japan.

R8C/11 Group Hardware Manual

