## R96EFX

MONOFAX Modems



# R96EFX 9600 bps MONOFAX® Modem with Error Detection

## INTRODUCTION

The Rockwell R96EFX MONOFAX modem is a synchronous 9600 bits per second (bps) half-duplex modem with error detection. The modem is housed in a single VLSI device package.

The modem can operate over the public switched telephone network (PSTN) through line terminations provided by a data access arrangement (DAA).

The R96EFX is designed for use in Group 3 and Group 2 facsimile machines.

The modem satisfies the requirements specified in CCITT recommendations V.29, V.27 ter, V.21 Channel 2, T.3, and T.4, and meets the binary signaling requirements of T.30.

The modem can operate at 9600, 7200, 4800, 2400, or 300 bps, and also includes the V.27 ter short training sequence option.

The modem can also perform HDLC framing according to T.30 at 9600, 7200, 4800, 2400, or 300 bps.

The voice mode allows the host computer to efficiently transmit and receive audio signals and messages.

The modem includes three programmable tone detectors which operate concurrently with the V.21 channel 2, Group 2, and voice mode receivers.

The modem is available in either a 68-pin plastic leaded chip carrier (PLCC) package or a 64-pin quad in-line package (QUIP). Figure 1 shows the modem in the PLCC. The general modem interface is illustrated in Figure 2.

Additional modem information is described in the 9600 bps MONOFAX Modem Designer's Guide (Order No. 820).

MONOFAX is a registered trademark of Rockwell International

#### **FEATURES**

- Group 3 and Group 2 facsimile transmission/ reception
  - CCITT V.29, V.27 ter, T.30, V.21 Channel 2 (FSK), T.3, T.4
  - HDLC Framing at all speeds
- V.27 ter short train
- · Voice mode transmission/reception
- Half-duplex (2-Wire)
- · Concurrent FSK and tone reception
- Maximum transmit level: 0 dBm programmable to –15 dBm
- Receive dynamic range: 0 dBm to –43 dBm
- Programmable dual tone generation
- Programmable tone detection
- Programmable turn-on and turn-off thresholds
- Programmable interface memory interrupt
- Diagnostic capability
  - Allows telephone line quality monitoring
- Equalization
  - Automatic adaptive
  - Selectable compromise cable
- DTE interface: two alternate ports
  - Selectable microprocessor bus (6500 or 8085)
  - CCITT V.24 (EIA-232-D compatible) interface
- TTL and CMOS compatible
- Low power consumption: 370 mW (typical)
- Single Package
  - 68-pin PLCC
  - 64-pin QUIP
- Compatible with R144EFX, R96MFX, R96DFX, and R96VFX modems

Document No. 29200N49

**Data Sheet** 

Order No. MD49 Rev. 4, June 1991




Figure 1. R96EFX MONOFAX Modem in 68-Pin PLCC




Figure 2. R96EFX MONOFAX Modem General Interface

## R96EFX

# 9600 bps MONOFAX Modem with Error Detection

## **TECHNICAL SPECIFICATIONS**

## Configurations, Signaling Rates And Data Rates

The selectable modem configurations, along with the corresponding signaling (baud) rates and data rates, are listed in Table 1.

#### **Tone Generation**

The modem can generate voice-band single or dual tones from 0 Hz to 4800 Hz with a resolution of 0.15 Hz and an accuracy of 0.01%. Tones over 3000 Hz are attenuated. Dual tone generation allows the modem to operate as a programmable DTMF dialer.

#### Data Encoding

The data encoding conforms to CCITT recommendations V.29, V.27 ter, V.21 Channel 2, and T.3.

## **Automatic Adaptive Equalizer**

An adaptive equalizer in V.29 and V.27 ter modes compensates for transmission line amplitude and group delay distortion.

## Compromise Cable Equalizers

Compromise equalization can improve performance when operating over low quality lines. Equalizer characteristics for cable lengths of 0, 1.8, 3.6, or 7.2 km are selectable by two hardware input pins (see CABLE1 and CABLE2 signal description in Table 9). The selected filter operates in both transmit and receive paths.

#### Transmitted Data Spectrum

The transmitted data spectrum is shaped in the baseband by an excess bandwidth finite impulse response (FIR) filter with the following characteristics:

When operating at 2400 baud, the transmitted spectrum is shaped by a square root of 20% raised cosine filter.

When operating at 1600 baud, the transmitted spectrum is shaped by a square root of 50% raised cosine filter.

When operating at 1200 baud, the transmitted spectrum is shaped by a square root of 90% raised cosine filter.

The transmit spectrum characteristics assume that the cable equalizers are disabled.

The out-of-band transmitter energy levels in the 4 kHz – 50 kHz frequency range are below –55.0 dBm.

#### **Turn-on Sequence**

Transmitter turn-on sequence times are shown in Table 2.

## Turn-off Sequence

For V.27 ter, the turn-off sequence consists of approximately 10 ms of remaining data and scrambled ones at 1200 baud or approximately 7 ms of data and scrambled ones at 1600 baud followed by a 20 ms period of no transmitted energy.

For V.29, the turn-off sequence consists of approximately 5 ms of remaining data and scrambled ones followed by a 20 ms period of no transmitted energy.

In V.21, the transmitter turns off within 7 ms after  $\overline{\text{RTS}}$  goes false.

In Group 2, the transmitter turns off within 200  $\mu s$  after  $\overline{RTS}$  goes false.

When operating in parallel data mode, the turn-off sequence may be extended by 8 bit times.

When HDLC is selected, the turn-off sequence may be extended by more than 8 bit times,

Table 2. Turn-On Sequence Times

	RTS On to	CTS On
Configuration	Echo Protector Tone Disabled	Echo Protector Tone Enabled
V.29 (All Speeds)	253 ms	441 ms
V.27 ter 4800 bps Long Train	708 ms	915 m
V.27 ter 4800 bps Short Train	50 ms	257 ms
V.27 ter 2400 bps Long Train	943 ms	1150 ms
V.27 ter 2400 bps Short Train	67 ms	274 ms
V.21 channel 2 300 bps	≤14 ms	≤14 m
Group 2	≤400 μs	≤400 แร

Table 1. Configurations, Signaling Rates and Data Rates

			c.) Symbol	Points
A 1700	9600	2400	4	16
A 1700	7200	2400	3	8
A 1700	4800	2400	2	4
SK 1800	4800	1600	3	8
K 1800	2400	1200	2	4
1650,1	850 300	300	1	1 -
MPM 2100	_	_	_	_
	M 1700 SK 1800 SK 1800 ( 1650,1 MMPM 2100	M 1700 4800 SK 1800 4800 SK 1800 2400 ( 1650,1850 300 MPM 2100 —	M 1700 4800 2400 SK 1800 4800 1600 SK 1800 2400 1200 C 1650,1850 300 300 MPM 2100 – –	M 1700 4800 2400 2 SK 1800 4800 1600 3 SK 1800 2400 1200 2 C 1650,1850 300 300 1 MMPM 2100

MD49C1

3

Frequency Shift Keying Vestigial Sideband Amplitude Modulation - Phase Modulation

## R96EFX

## 9600 bps MONOFAX Modem with Error Detection

#### Transmit Level

The transmitter output level is programmable in the DSP RAM from 0 dBm to -15.0 dBm and is accurate to  $\pm$  1.0 dBm. The modem adjusts the output level by digitally scaling the output to the transmitter's digital-to-analog converter.

## Scrambler/Descrambler

The modem incorporates a self-synchronizing scrambler/descrambler in accordance with V.29 or V.27 ter recommendations, depending on the selected configuration.

## Receive Dynamic Range

The receiver satisfies PSTN performance requirements for received line signal levels from 0 dBm to -43 dBm measured at the Receiver Analog Input (RXA) input. An external input buffer and filter must be supplied between RXA and RXIN.

The default values of the programmable Received Line Signal Detector (RLSD) turn-on and turn-off threshold levels are -43 dBm and -48 dBm, respectively. The RLSD threshold levels can be programmed over the following range:

Turn on: -10 dBm to -47 dBm Turn off: -10 dBm to -52 dBm

## **Receiver Timing**

The timing recovery circuit can track a  $\pm$  0.01% frequency error in the associated transmit timing source.

## **Carrier Recovery**

The carrier recovery circuit can track a ± 7 Hz frequency offset in the received carrier.

## Clamping

Received  $\underline{\text{Data}}$  (RXD) is clamped to a constant mark whenever  $\overline{\text{RLSD}}$  is off.

#### Tone Detectors

Tone detectors 1 and 2 operate in all non-high speed receive modes. Tone detector 3 operates in all receive modes. The tone detectors can also operate as one 12th order filter (see 12TH bit in Table 10).

The filter coefficients of each filter are host programmable in RAM. The output of the tone detector filter goes to an energy detector. (See 9600 bps MONOFAX Modem Designer's Guide.)

## Voice Mode

The voice mode enables the host to efficiently transmit and receive audio signals and messages. In this mode, the host can directly access modem analog-to-digital (A/D) and digital-to-analog (D/A) converters. Incoming analog voice signals can then be converted to digital format and digital signals can be converted to analog voice output.

## **General Specifications**

The modem power and environmental requirements are shown in Tables 3 and 4, respectively.

Table 3. Power Requirements

Voltage	Current (Typ.) @ 25°C	Current (Max.) @ 0°C
+5 VDC ±5%	60 mA	64 mA
- 5 VDC ±5%	14 mA	16 mA

Note: Input voltage ripple ≤ 0.1 volts peak-to-peak. The amplitude of any frequency between 20 kHz and 150 kHz must be less than 500 μV peak.

Table 4. Environmental Requirements

Parameter	Specification
Temperature Operating Storage Relative Humidity	0°C to 70°C (32 °F to 158°F) -55°C to 125°C (-67°F to 257°F) Up to 90% noncondensing, or a wet bulb temperature up to 35°C, whichever is less.

## HARDWARE INTERFACE SIGNALS

The modem functional hardware interface signals are shown in Figure 3. In this diagram, any point that is active when exhibiting the relatively more negative voltage of a two-voltage system (e.g., 0 VDC for TTL or -12 VDC for EIA-232-D) is called active low and is represented by a small circle at the signal point. Active low signals are overscored (e.g., POR).

Edge-triggered clocks are indicated by a small triangle (e.g., DCLK).

Open-collector (open-source or open-drain) outputs are denoted by small half circle (e.g., signal IRQ).

A clock intended to activate logic on its rising edge (low-tohigh transition) is called active low, while a clock intended to activate logic on its falling edge (high-to-low transition) is called active high. When a clock input is associated with a small circle, the input activates on a falling edge. If no circle is shown, the input activates on a rising edge.

The modem pin assignments are shown in Figure 4. The pin assignments are listed by pin number in Table 5.

The hardware interconnect signals shown in Figure 3 are listed by functional group in Table 6. The digital and analog signal interface characteristics are defined in Table 7 and Table 8, respectively. The hardware interface signals are defined in Table 9.




Figure 3. R96EFX Modem Functional Interconnect Signals

MD49C2

5




Figure 4. R96EFX Modem Pin Assignments

Table 5. R96EFX Modem Pin Assignments

l able 5		em Pin Assignmer	
68-Pin PLCC Pin Number	64-Pin QUIP Pin Number	Signal Name	I/O Type
3	1	RS1	IA.
4 5	2	RS0 NC	IA
6	3	NC_	
8	_	EN851	R
9	4	EN85 PORI	R ID
10 11	5 1 6	XTLI	R
12	7	XTLO	R
13	8	12 MHZ	OD
14 15	9	6 MHZ +5VD	OD PWR
16	11	DCLKI	R
17	12	SYNCIN2	R
68 18	13 14	DGND1 CTS	GND OA
19	15	TXD	ΙΑ
20	16	DCLK	OA
21 22	17 18	EYESYNC EYECLK	OA OA
23	19	EYEX	OA OA
24	20	ADIN	R
25	21	DAOUT	R
52 53	22 23	AGND1 AGCIN	GND R
30	24	AGND2	GND
31	25	-5VA	PWR
32 33	26 27	AUXI FOUT	AC R
34	28	TXOUT	ÄA
35		AES	R
36 37	29	AEE NC	R
38	30	ECLKIN1	R
39	31	+5VA	PWR
40 41	32 33	CABLE1 CABLE2	iB IB
42	34	RCVI	Ř
43	35	FIN	R
44 45	36 37	AOUT RXIN	R AB
46	38	ECLKIN2	R
47	39	ADOUT	R
48	40	DAIN SYNCIN1	R
49 50	41 42	RCI	R
51	43	PORO	OE
26	44	EYEY	OA OA
27 28	45 46	RXD RLSD	OA OA
29	47	<u>RCV</u> O	R
7	48	RTS	IA
54 55	49 50	DGND2 D7	GND IA/OB
56	51	D6	IA/OB
57	52	D5	IA/OB IA/OB
58 59	53 54	D4 D3	IA/OB
60	55	D2	IA/OB
61	56	D1	IA/OB
62 63	57 58	IRQ	IA/OB OC
64	59	WRITE-P/W	IA.
65	60	<del>CS</del>	IA
66 67	61 62	READ-	IA IA
1 1	63	RS3	IA
2	64	RS2	ΪA

Notes: 1. NC = No connection, leave pin disconnected (open).

I/O Type: Digital signals: see Table 7;
 Analog signals: see Table 8.

Required overhead connection; do not connect to host equipment.

Table 6. Modem Hardware Interface Signals

Name	Type	Description
Overhead Signa	ls	
XTLI	R	Connect to Crystal
XTLO	R	Connect to Crystal
PORO	OE	Power-On-Reset Output
PORI	ID.	Power-On-Reset Input
+5VD	PWR	Connect to Digital +5V Power
+5VA	PWR	Connect to Analog +5V Power
-5VA	PWR	Connect to Analog -5V Power
DGND1	GND	Connect to Digital Ground
DGND2	GND	Connect to Digital Ground
AGND1	GND	Connect to Analog Ground
AGND2	GND	Connect to Analog Ground
Microprocessor	Bus Interi	ace
D7	IA/OB	Data Bus Line 7
D6	IA/OB	Data Bus Line 6
D5	IA/OB	Data Bus Line 5
D4	IA/OB	Data Bus Line 4
D3	IA/OB	Data Bus Line 3
D2	IA/OB	Data Bus Line 2
D1	IA/OB	Data Bus Line 1
D0	IA/OB	Data Bus Line 0
RS4	IA	Register Select 4
RS3	IA	Register Select 3
RS2	IA	Register Select 2
RS1	IA	Register Select 1
RS0	IA	Register Select 0
CS_	IA	Chip Select
READ-\$2_	IA	Read Enable (808X), \$\psi_2\$ Clock (65XX)
WRITE-R/W	IA	Write Enable (808X), R/W (65XX)
IRQ	OC_	Interrupt Request
V.24 Serial Interf		
TXD	IA	Transmit Data
RXD	OA	Received Data
RTS	IA	Request to Send
CTS	OA	Clear to Send
RLSD	OA	Received Line Signal Detected
DCLK	OA	Transmit and Receive Data Clock
Auxiliary Signals	•	
EN85	R	Enable 85 Bus
CABLE1	IB	Cable Select 1
CABLE2	IB	Cable Select 2
12 MHZ	OD	12 MHz Output
6 MHZ	OD	6 MHz Output

Table 6. Modem Hardware Interface Signals (Cont'd)

Name	Type	Description
Analog Signa	8	
TXOUT	AA	Connect to Smoothing Filter Input
RXIN	AB	Connect to Anti-aliasing Filter Output
AUXI	AC	Auxiliary Analog Input
Eye Diagnosti	c Interface	
EYEX	OA	Serial Eye Pattern X Output
EYEY	OA	Serial Eye Pattern Y Output
EYECLK	OA	Serial Eye Pattern Clock
EYESYNC	OA	Serial Eye Pattern Strobe
Modem Interc	onnect	
DCLKI	R	Connect to DCLK
ECLKIN1	R	Connect to EYECLK
ECLKIN2	R	Connect to EYECLK
SYNCIN1	R	Connect to EYESYNC
SYNCIN2	R	Connect to EYESYNC
RCVI	R	Connect to RCVO
RCVO	R	Mode Select Output
ADIN	R	Connect to ADOUT
ADOUT	R	ADC Output
DAIN	R	Connect to DAOUT
<u>DAOU</u> T	R	DAC/AGC Output
EN85I	R	Connect to EN85 <sup>4</sup>
AEE	R	Connect to Analog Ground
AES	R	Connect to Analog Ground <sup>4</sup>
AGCIN	R	AGC Input
AOUT	R	Smoothing Filter Output
FIN	R	Connect to FOUT
FOUT	R	Smoothing Filter Output
RCI	R	RC Junction for POR Time Constant
Notes:		
		are described in Table 7.
		are described in Table 8.
		overhead connection; no connection to
h	ost equipme	nt.
	nused inputs	tied to +5V or ground require individua
•		03131013.
4. P	LCC only.	

Table 7. Digital Interface Characteristics

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions
Input High Voltage	ViH				Vdc	
Types IA and IB		2.0	-	Vcc		
Type ID		0.8(Vcc)	_	Vcc		
Input High Current	lin.	- 1		40	μА	V <sub>CC</sub> = 5.25 V, V <sub>IN</sub> = 5.25 V
Type IB					,	
Input Low Voltage	VIL	-0.3		0.8	Vdc	
Input Low Current	I <sub>IL</sub>	_	_	-400	μА	V <sub>CC</sub> = 5.25 V
Type IB	1				1	
Input Leakage Current	IIN	_		±2.5	μА	V <sub>IN</sub> = 0 to +5 V, V <sub>CC</sub> = 5.25 V
Types IA and ID					,	
Output High Voltage	VoH				Vdc	
Types OA and OB		3.5	-	-	1	I <sub>LOAD</sub> = - 100 μA
Type OE		2.4	_	_		ILOAD = -40 µA
Output High Current	Іон	- 1	_	-0.1	mA	
Type OD						
Output Low Voltage	Vol				Vdc	
Types OA and OC		-	_	0.4		ILOAD = 1.6 mA
Type OB		- 1	_	0.4	1	I <sub>LOAD</sub> = 0.8 mA
Type OE		-		0.4		I <sub>LOAD</sub> = 0.4 mA
Output Low Current	lau	-	-	100	μA	
Type OD	1					
Output Leakage Current	ILO	-	-	±10	μA	V <sub>IN</sub> = 0.4 to V <sub>CC</sub> -1
Types OA and OB						
Capacitive Load	CL				pF	
Types IA and ID		_	5	-		
Type IB		-	20	_		
Capacitive Drive	CD				pF	
Types OA, OB, and OC		-	100	_		
Type OD		-	50	_		
Circuit Type						
Type IA				1		TTL
Type IB				i		TTL with pull-up
Type ID						POR
Types OA and OB						TTL with 3-state
Type OC and OE				1		Open drain
Type OD						Clock
Power Dissipation	Po	-	370	420	mW	Vcc = 5.0 V @ 25°C for Pp typ.
				1		voc = 5.25 V @ 0°C for Pp max

Table 8. Analog Interface Characteristics

Name	Туре	Characteristic
TXOUT	AA	Maximum output:
		±3.03 volts
	ì	Minimum load:
	1	10K Ω
	İ	Smoothing filter transfer function:
	1	28735.63/(s + 11547.34)
RXIN	AB	Input impedance:
	1	> 1M Ω
		Anti-aliasing filter transfer function:
		21551.72/(s + 11547.34)
AUXI	AC	Maximum input frequency:
	i	4800 Hz
	1	Input Impedance:
		` > 1M Ω
	1	Gain to TXOUT:
		0 dBm ±1 dB

Table 9. Hardware Interface Signal Definitions

Label	I/O Type	Signal/Definition
		OVERHEAD SIGNALS
XTLI XTLO	0	Crystal In and Crystal Out. The DSP must be connected to an external crystal circuit consisting of a 24.00014 MHz crystal and two capacitors, or a square wave generator/sine wave oscillator (see Figures 6 and 7).
PORI PORO	ID OE	Power-On-Reset Input.  Power-On-Reset Output. The PORI and PORO pins should be connected together to form a bidirectional POR signal. When power is applied to the modem, the modem pulses (POR) within 350 ms. The modem is ready to use 15 ms after the low-to-high transition of POR. The POR sequence is reinitiated any time the + 5V supply drops below + 3.5V for more than 15 ms, or an external device drives POR low for at least 3 µs. POR is not pulsed low by the modem when the POR sequence is initiated externally. The POR sequence initializes the modem interface memory (Table 10) to default values.
+5VD	PWR	+ 5V Digital Supply. +5VD must be connected to +5V ± 5%.
+5VA	PWR	+ 5V Analog Supply. +5VA must be connected to +5V ± 5%.
–5VA	PWR	<b>–5V Analog Supply.</b> –5VA must be connected to −5V ± 5%.
DGND1, DGND2	GND	Digital Ground. DGND1 and DGND2 must be connected to digital ground.
AGND1, AGND2	GND	Analog Ground. AGND1 and AGND2 must be connected to analog ground.
		MICROPROCESSOR BUS INTERFACE
		Address, data, control, and interrupt hardware interface signals allow modem connection to an 8085 or 6500 bus compatible microprocessor. With the addition of external logic, the interface can be made compatible with a wide variety of other microprocessors, such as the 8080 or 68000.
		The microprocessor interface allows a microprocessor to change modern configuration, read or write channel and diagnostic data, and supervise modern operation by writing control bits and reading status bits.
		Note that the modem should not be continuously selected for read operation. Also, read or write operations should be delayed by at least 334 ns from a preceding write cycle.
D0-D7	IA/OB	Data Lines. Eight bidirectional data lines (D0-D7) provide parallel transfer of data between the host and the modern. The most significant bit is D7. Data direction is controlled by the Read Enable (READ-\$42) and Write Enable (WRITE-R/W) signals.
		During a read cycle, data from the DSP interface memory register is gated onto the data bus by means of three-state drivers in the DSP. These drivers force the data lines high for a one bit, or low for a zero bit. When not being read, the three-state drivers assume their high-impedance (off) state.
		During a write cycle, data from the data bus is copied into the selected DSP interface memory register, with high and low bus levels representing one and zero bit states, respectively.
RS0-RS4	IA	Register Select Lines. The five active high Register Select inputs (RS0-RS4) address interface memory registers within the DSP when $\overline{\text{CS}}$ is low. These lines are typically connected to address lines A0-A4.
		When selected by $\overline{\text{CS}}$ low, the DSP decodes RS0 through RS4 to address one of 32 8-bit internal interface memory registers (00-1F). The most significant address bit is RS4 while the least significant address bit is RS0. The selected register can be read from, or written into, via the 8-bit parallel data bus (D0-D7).

Table 9. Hardware Interface Signal Definitions (Cont'd)

<del>cs</del>	I	
<b>~</b>	IA	Chip Select. The active low $\overline{\text{CS}}$ input selects and enables the modem DSP for parallel data transfer between the DSP and the host over the microprocessor bus.
		The $\overline{\text{CS}}$ input line is typically connected to address line A5 through a decoder.
READ-¢2 _ WRITE-R/W	IA IA	Read Enable—\$\phi_2. When \overline{\text{EN85}} is low (8085 bus selected), reading or writing is controlled by the host pulsing either \overline{\text{READ}} or \overline{\text{WRITE}} input low, respectively, during the microprocessor bus access cycle.
ĪRQ	oc	Interrupt Request. $\overline{IRQ}$ interrupt request output may be connected to the host processor interrupt request input in order to interrupt host program execution for immediate modem service. The $\overline{IRQ}$ output can be enabled in DSP interface memory to indicate immediate change of conditions in the modem. The use of $\overline{IRQ}$ is optional depending upon modem application.
		The $\overline{\text{IRQ}}$ output structure is an open-drain field-effect-transistor (FET). The $\overline{\text{IRQ}}$ output can be wire-ORed with other $\overline{\text{IRQ}}$ lines in the application system. Any of these sources can drive the host interrupt input low, and the host inte <u>rrupt</u> servicing process normally continues until all interrupt requests have been serviced (i.e., all IRQ lines have returned high).
		Because of the open-drain structure of $\overline{IRQ}$ , an external pull-up resistor to $+5V$ is required at some point on the $\overline{IRQ}$ line. The resistor value should be small enough to pull the $\overline{IRQ}$ line high when all $\overline{IRQ}$ drivers are off (i.e., it must overcome the leakage currents). The resistor value should be large enough to limit the driver sink current to a level acceptable to each driver. If only the modern $\overline{IRQ}$ output is used, a resistor value of 5.6K ohms $\pm 20\%$ , 0.25 W, is sufficient.
		V.24 SERIAL INTERFACE
		Seven pins provide timing, data, and control signals for implementing a CCITT Recommendation V.24 compatible serial interface. These signals are TTL compatible in order to drive the short wire lengths and circuits normally found within stand-alone modem enclosures or equipment cabinets. For driving longer cables, these signals can be easily converted to EIA-232-D voltage levels.
TXD	IA	<b>Transmit Data.</b> The modem obtains serial data to be transmitted from the local DTE on the Transmit Data (TXD) input in serial data mode (selected by PDM bit in interface memory), or from the interface memory Transmit Data Register (DBUFF) in parallel data mode (selected by PDM bit).
RXD	OA	Received Data. The modem presents received serial data to the local DTE on the Received Data (RXD) output and to the interface memory Receive Data Register (DBUFF) in both serial and parallel data modes.
RTS	IA	Request to Send. The active low $\overline{\text{RTS}}$ input allows the modem to transmit data present at TXD in the serial data mode or in DBUFF in the parallel data mode when $\overline{\text{CTS}}$ becomes active.
		The $\overline{\text{RTS}}$ hardware control input is logically ORed with the RTSP bit (Table 10) by the modern to form the resultant control signal.

Table 9. Hardware Interface Signal Definitions (Cont'd)

Label	I/O Type	Signal/Definition
CTS	OA	Clear To Send. CTS active indicates to the local DTE that the training sequence has beer completed and any data present at the TXD input in the serial data mode or in DBUFF in the paralle data mode will be transmitted.
		CTS response times from RTS are shown in Table 2.
		The CTS hardware status output parallels the operation of the CTSP bit (Table 10).
RLSD	OA	Received Line Signal Detector. For V.29 and V.27 ter; RLSD goes active at the end of the training sequence. If energy is above the turn-on threshold and training is not detected, the RLSD off-to-or response time is 804 baud times. The RLSD on-to-off time is 35±5ms for V.29 or 11.6 ± 5 ms for V.27 ter. The RLSD on-to-off time ensures that all valid data bits have appeared on RXD.
		The RLSD programmable threshold levels default to -43 dBm for off-to-on and to -48 dBm for on-to-off. A minimum hysteresis of 2 dBm exists between the actual off-to-on and on-to-off transition levels. The threshold level and hysteresis are measured with an unmodulated 2100 Hz tone applied to the Receiver Analog (RXA) input. Note that performance may be degraded when the received signal level is less than -43 dBm.
DCLK	OA	Data Clock. The modern outputs a single mode-dependent synchronous data clock (DCLK) for USRT timing. The DCLK frequency is 9600, 7200, 4800, 2400, or 300 Hz (± 0.01%) with a duty cycle of 50 ± 1% except in Group 2. In Group 2, the DCLK frequency is 10368 Hz (± 5 ppm) when using a precision oscillator (see Figures 6 and 7).
	!	Transmit Data (TXD) must be stable during the one microsecond period immediately preceding the rising edge of DCLK and following the rising edge of DCLK.
		AUXILIARY SIGNALS
EN85	I	Enable 85 Bus. The EN85 input selects the modern microprocessor bus compatibility. When EN85 is low, the modern can interface directly to an 8085 compatible microprocessor bus using READ and WRITE. When EN85 is high, the modern can interface directly to a 6500 compatible microprocessor bus using \$2 and R/W. In the 6500 configuration, the READ input becomes \$2 and the WRITE input becomes R/W. This selection is performed only during initialization, i.e., when power is turned on owhen POR is activated.
EN85  CABLE1, CABLE2	IB IB	Enable 85 Bus. The EN85 input selects the modern microprocessor bus compatibility. When EN85 is low, the modern can interface directly to an 8085 compatible microprocessor bus using READ and WRITE. When EN85 is high, the modern can interface directly to a 6500 compatible microprocessor bus using \$2 and RW. In the 6500 configuration, the READ input becomes \$2 and the WRITE input becomes RW. This selection is performed only during initialization, i.e., when power is turned on o
CABLE1,	IB	Enable 85 Bus. The EN85 input selects the modern microprocessor bus compatibility. When EN85 is low, the modern can interface directly to an 8085 compatible microprocessor bus using READ and WRITE. When EN85 is high, the modern can interface directly to a 6500 compatible microprocessor bus using \$\phi2\$ and \$R/\overline{N}\$. In the 6500 configuration, the READ input becomes \$\phi2\$ and the WRITE input becomes \$R/\overline{N}\$. This selection is performed only during initialization, i.e., when power is turned on owhen POR is activated.  Cable Equalizer Select 1.  Cable Equalizer Select 2. The CABLE1 and CABLE2 inputs select equalization for the following
CABLE1,	IB	Enable 85 Bus. The EN85 input selects the modern microprocessor bus compatibility. When EN85 is low, the modern can interface directly to an 8085 compatible microprocessor bus using READ and WRITE. When EN85 is high, the modern can interface directly to a 6500 compatible microprocessor bus using \$\phi2\$ and R/W. In the 6500 configuration, the READ input becomes \$\phi2\$ and the WRITE input becomes R/W. This selection is performed only during initialization, i.e., when power is turned on owhen POR is activated.  Cable Equalizer Select 1.  Cable Equalizer Select 2. The CABLE1 and CABLE2 inputs select equalization for the following cable lengths:  Cable Gain (dB) *  CABLE2 CABLE1 Length 700 Hz 1500 Hz 2000 Hz 3000 Hz
CABLE1,	IB	Enable 85 Bus. The EN85 input selects the modern microprocessor bus compatibility. When EN85 is low, the modern can interface directly to an 8085 compatible microprocessor bus using READ and WRITE. When EN85 is high, the modern can interface directly to a 6500 compatible microprocessor bus using \$\phi 2\$ and \$RW\$. In the 6500 configuration, the READ input becomes \$\phi 2\$ and the WRITE input becomes \$\bar{R}W\$. This selection is performed only during initialization, i.e., when power is turned on owhen POR is activated.  Cable Equalizer Select 1.  Cable Equalizer Select 2. The CABLE1 and CABLE2 inputs select equalization for the following cable lengths:  Cable Gain (dB) *  CABLE2 CABLE1 Length 700 Hz 1500 Hz 2000 Hz 3000 Hz  Low Low 0.0 km 0.00 0.00 0.00 0.00
CABLE1,	IB	Enable 85 Bus. The EN85 input selects the modern microprocessor bus compatibility. When EN85 is low, the modern can interface directly to an 8085 compatible microprocessor bus using READ and WRITE. When EN85 is high, the modern can interface directly to a 6500 compatible microprocessor bus using \$2 and R/W. In the 6500 configuration, the READ input becomes \$2 and the WRITE input becomes R/W. This selection is performed only during initialization, i.e., when power is turned on o when POR is activated.  Cable Equalizer Select 1.  Cable Equalizer Select 2. The CABLE1 and CABLE2 inputs select equalization for the following cable lengths:  Cable Gain (dB) *  CABLE2 CABLE1 Length 700 Hz 1500 Hz 2000 Hz 3000 Hz  Low Low 0.0 km 0.00 0.00 0.00 0.00  Low High 1.8 km -0.99 -0.20 +0.15 +1.43
CABLE1,	IB	Enable 85 Bus. The EN85 input selects the modern microprocessor bus compatibility. When EN85 is low, the modern can interface directly to an 8085 compatible microprocessor bus using READ and WRITE. When EN85 is high, the modern can interface directly to a 6500 compatible microprocessor bus using \$\phi 2\$ and \$RW\$. In the 6500 configuration, the READ input becomes \$\phi 2\$ and the WRITE input becomes \$\bar{R}W\$. This selection is performed only during initialization, i.e., when power is turned on owhen POR is activated.  Cable Equalizer Select 1.  Cable Equalizer Select 2. The CABLE1 and CABLE2 inputs select equalization for the following cable lengths:  Cable Gain (dB) *  CABLE2 CABLE1 Length 700 Hz 1500 Hz 2000 Hz 3000 Hz  Low Low 0.0 km 0.00 0.00 0.00 0.00
CABLE1,	IB	Enable 85 Bus. The EN85 input selects the modern microprocessor bus compatibility. When EN85 is low, the modern can interface directly to an 8085 compatible microprocessor bus using READ and WRITE. When EN85 is high, the modern can interface directly to a 6500 compatible microprocessor bus using \$\phi_2\$ and \$R/\text{W}\$. In the 6500 configuration, the READ input becomes \$\phi_2\$ and the WRITE input becomes \$R/\text{W}\$. This selection is performed only during initialization, i.e., when power is turned on or when POR is activated.  Cable Equalizer Select 1.  Cable Equalizer Select 2. The CABLE1 and CABLE2 inputs select equalization for the following cable lengths:  Cable Gain (dB) *  CABLE2 CABLE1 Length 700 Hz 1500 Hz 2000 Hz 3000 Hz  Low Low 0.0 km 0.00 0.00 0.00 0.00  Low High 1.8 km -0.99 -0.20 +0.15 +1.43  High Low 3.6 km -2.39 -0.65 +0.87 +3.06
CABLE1,	IB	Enable 85 Bus. The EN85 input selects the modern microprocessor bus compatibility. When EN85 is low, the modern can interface directly to an 8085 compatible microprocessor bus using READ and WRITE. When EN85 is high, the modern can interface directly to a 6500 compatible microprocessor bus using \$\phi_2\$ and \$R/\text{W}\$. In the 6500 configuration, the READ input becomes \$\phi_2\$ and the WRITE input becomes \$R/\text{W}\$. This selection is performed only during initialization, i.e., when power is turned on or when POR is activated.  Cable Equalizer Select 1.  Cable Equalizer Select 2. The CABLE1 and CABLE2 inputs select equalization for the following cable lengths:  Cable Gain (dB) *  CABLE2 CABLE1 Length 700 Hz 1500 Hz 2000 Hz 3000 Hz  Low Low 0.0 km 0.00 0.00 0.00 0.00  Low High 1.8 km -0.99 -0.20 +0.15 +1.43  High Low 3.6 km -2.39 -0.65 +0.87 +3.06  High High 7.2 km -3.93 -1.22 +1.90 +4.58
CABLE1,	IB	Enable 85 Bus. The EN85 input selects the modern microprocessor bus compatibility. When EN85 is low, the modern can interface directly to an 8085 compatible microprocessor bus using READ and WRITE. When EN85 is high, the modern can interface directly to a 6500 compatible microprocessor bus using \$\phi2\$ and \$RW\$. In the 6500 configuration, the READ input becomes \$\phi2\$ and the WRITE input becomes \$RW\$. This selection is performed only during initialization, i.e., when power is turned on owhen POR is activated.  Cable Equalizer Select 1.  Cable Equalizer Select 2. The CABLE1 and CABLE2 inputs select equalization for the following cable lengths:  Cable Gain (dB) *  CABLE2 CABLE1 Length 700 Hz 1500 Hz 2000 Hz 3000 Hz Low Low Low 0.0 km 0.00 0.00 0.00 0.00 0.00 Low High 1.8 km -0.99 -0.20 +0.15 +1.43 High Low 3.6 km -2.39 -0.65 +0.87 +3.06 High High 7.2 km -3.93 -1.22 +1.90 +4.58 * Relative to 1700 Hz for length of 0.4 mm diameter cable.  Modems may be connected by direct wiring, such as leased telephone cable or through the PSTN by means of a data access arrangement. In either case, the modern analog signal is carried by
CABLE1,	IB	Enable 85 Bus. The EN85 input selects the modern microprocessor bus compatibility. When EN85 is low, the modern can interface directly to an 8085 compatible microprocessor bus using READ and WRITE. When EN85 is high, the modern can interface directly to a 6500 compatible microprocessor bus using \$\phi_2\$ and \$R/\text{W}\$. In the 6500 configuration, the READ input becomes \$\phi_2\$ and the WRITE input becomes \$R/\text{W}\$. This selection is performed only during initialization, i.e., when power is turned on or when POR is activated.  Cable Equalizer Select 1.  Cable Equalizer Select 2. The CABLE1 and CABLE2 inputs select equalization for the following cable lengths:  Cable Gain (dB) *  CABLE2 CABLE1 Length 700 Hz 1500 Hz 2000 Hz 3000 Hz  Low Low 0.0 km 0.00 0.00 0.00 0.00 0.00  Low High 1.8 km 0.09 0.20 +0.15 +1.43  High Low 3.6 km -2.39 -0.65 +0.87 +3.06  High High 7.2 km 3.93 -1.22 +1.90 +4.58  * Relative to 1700 Hz for length of 0.4 mm diameter cable.  Modems may be connected by direct wiring, such as leased telephone cable or through the PSTN by means of a data access arrangement. In either case, the modern analog signal is carried by copper wire cabling for at least some of its route.  To minimize the impact of this copper wire passband shaping, a compromise equalizer with more attenuation at the lower frequencies than at the higher frequencies can be placed in series with the analog signal. The modern includes three such equalizers designed to compensate for cable distortion. When selected, the equalizers are inserted in the transmit path when transmitting, and in

Table 9. Hardware Interface Signal Definitions (Cont'd)

of 10K ohms minimum. A 600 ohm line impedance can be matched using an external smot filter with a 604 ohm series resistor in its output. The smoothing filter should have a transfer for 28735.63/(s + 11547.34).  RXIN  AB  Receiver Analog Input. The RXIN input impedance is >1M ohms. RXIN requires an exanti-aliasing filter between the modem and the line interface, with a transfer for 21551.72/(s + 11547.34). The maximum input level into the anti-aliasing filter should greater than 0 dBm.  The filters required for anti-aliasing on the receiver input and the smoothing filter on the transoutput have a single pole within the modem's passband, Internal filters compensate for its pretherefore, the pole location must not be changed. Some variation from the recommended rand capacitor values is permitted as long as the pole is not moved, overall gain is preserve	sformer itter for ics are istance pothing unction external unction not be
tion to either a leased line or the PSTN through the appropriate buffering and an audio trans or a data access arrangement. The Auxiliary Input (AUXI) provides access to the transmit summing audio signals with the modem's transmitter output. The analog signal characteristic described in Table 8.  TXOUT  AA  Transmitter Analog Output. TXOUT can supply a maximum of ± 3.03 volts into a load resist of 10K ohms minimum. A 600 ohm line impedance can be matched using an external smothiter with a 604 ohm series resistor in its output. The smoothing filter should have a transfer function of 28735.63/(s + 11547.34).  RXIN  AB  Receiver Analog Input. The RXIN input impedance is >1M ohms. RXIN requires an exanti-aliasing filter between the modem and the line interface, with a transfer function of 21551.72/(s + 11547.34). The maximum input level into the anti-aliasing filter should greater than 0 dBm.  The filters required for anti-aliasing on the receiver input and the smoothing filter on the transoutput have a single pole within the modem's passband. Internal filters compensate for its prediction that the production must not be changed. Some variation from the recommended rand capacitor values is permitted as long as the pole is not moved, overall gain is preserve	sformer itter for ics are istance pothing unction external unction not be
of 10K ohms minimum. A 600 ohm line impedance can be matched using an external smot filter with a 604 ohm series resistor in its output. The smoothing filter should have a transfer for 28735.63/(s + 11547.34).  RXIN  AB  Receiver Analog Input. The RXIN input impedance is >1M ohms. RXIN requires an exanti-aliasing filter between the modem and the line interface, with a transfer for 21551.72/(s + 11547.34). The maximum input level into the anti-aliasing filter should greater than 0 dBm.  The filters required for anti-aliasing on the receiver input and the smoothing filter on the transoutput have a single pole within the modem's passband, Internal filters compensate for its pretherefore, the pole location must not be changed. Some variation from the recommended rand capacitor values is permitted as long as the pole is not moved, overall gain is preserve	external unction not be
anti-aliasing filter between the modem and the line interface, with a transfer ft of 21551.72/(s + 11547.34). The maximum input level into the anti-aliasing filter should greater than 0 dBm.  The filters required for anti-aliasing on the receiver input and the smoothing filter on the transoutput have a single pole within the modem's passband. Internal filters compensate for its pretherefore, the pole location must not be changed. Some variation from the recommended rand capacitor values is permitted as long as the pole is not moved, overall gain is preserve	unction not be
output have a single pole within the modem's passband. Internal filters compensate for its pre therefore, the pole location must not be changed. Some variation from the recommended rand capacitor values is permitted as long as the pole is not moved, overall gain is preserve	
the device is not required to drive a load of less than 10K ohms.	resistor
AUXI  AC  Auxiliary Analog Input. AUXI allows access to the transmitter for the purpose of interfacing user-provided equipment. Because this is a sampled input, any signal above 4800 Hz will aliasing errors. The input impedance is > 1M ohm, and the gain to TXOUT is 0 dBm ± 1 dB.	cause
EYE DIAGNOSTIC INTERFACE	
Four signals provide the timing necessary to create an oscilloscope quadrature eye pattern. T pattern is simply a display of the received baseband constellation. By observing this conste common line disturbances can usually be identified.	
EYEX, EYEY OA Serial Eye Pattern X Output. Serial Eye Pattern Y Output. The EYEX and EYEY outputs provide two serial bit streams condata for display on the oscilloscope X axis and Y axis, respectively. This serial digital data mube converted to parallel digital form by two serial-to-parallel converters and then to analog for two digital-to-analog (D/A) converters.	ust first
EYEX and EYEY outputs are 9-bit words with their sign bits repeated. The 9-bit data wor shifted out sign bit first. EYEX and EYEY are clocked by the rising edge of EYECLK.	rds are
EYECLK OA Serial Eye Pattern Clock. EYECLK is a 230.4 kHz clock. EYECLK* is a clock derived from E' and EYESYNC for shifting EYEX and EYEY data into the serial-to-parallel converters.	YECLK
EYESYNC OA Serial Eye Pattern Strobe. EYESYNC is a 9600 Hz strobe used for loading the eye patter converters.	ern D/A

## SOFTWARE INTERFACE

#### INTERFACE MEMORY

The DSP communicates with the host processor by means of a dual-port, interface memory. The interface memory in the DSP contains thirty-two 8-bit registers, labeled register 00 through 1F (Figure 5). Each register can be read from, or written into, by both the host and the DSP.

The host can control modem operation by writing control bits to DSP interface memory and writing parameter values to DSP RAM through interface memory. The host can monitor modem operation by reading status bits from DSP interface memory and reading parameter values from DSP RAM through interface memory.

Table 10 defines the interface memory bits. In Table 10, interface memory bits are referred to using the format Z:Q. The register number is designated by Z (00 through 1F), and the bit number by Q (0 through 7, 0 = LSB).

## **DSP RAM ACCESS**

The DSP consists of 16-bit words organized into real (X RAM) and imaginary (Y RAM) parts. The host processor can read or write both the X RAM and the Y RAM.

DSP interface memory is an intermediary during data exchanges between the host and DSP RAM. The address stored in interface memory RAM address registers by the host determines the DSP RAM address for data access.

The 16-bit words are transferred between DSP RAM and DSP interface memory once each baud, or sample time, as selected by the BR1 and BR2 bits. The baud rate is determined by the selected configuration, but the sample rate is fixed at 9600 Hz (except for voice mode and Group 2 configurations).

The DSP RAM access functions, codes, and registers are identified in Table 11.

Register	Register	Bit							Default	
Function	Address (Hex)	7	6	5	4	3	2	1	0	Value (Bin
Interrupt Handling	1F	PIA	_	_	PIE	PIREQ	_		SETUP	-XX0-XXC
	1E	IA2	IA1	IE2	_	BA2	IE1		BA1	0x-0x-
Not Available	1D		_			_	_	_	_	XXXXXXX
	1C	_	_	_	_	_	_	_		XXXXXXX
	1B	_	_	_	_	_		_	_	XXXXXXX
	1A	_	_	_	-		_	_	_	XXXXXXX
	19	_	_	_		_	_	_		XXXXXXX
	18	_	_		_	_		_		xxxxxxx
	17	_	_	_	_	_			1	XXXXXXX
	16								_	XXXXXXX
RAM Access 2 Control & Status,	15	ACC2	0	0	0	102	BR2	WRT2	CR2	00000000
HDLC Control,	14		•	RAM	ADDRES	S 2 (ADD2	)			00000000
and	13	X RAM DATA 2 MSB (XDAM2)								
Data Buffers	12	X RAM DATA 2 LSB (XDAL2)								
	11	Y RAM DATA 2 MSB (YDAM2)								
	10	Y RAM DATA 2 LSB (YDAL2)/DATA BUFFER (DBUFF)								
High Speed Status	0F	F	ED					CTSP	CDET	xxxx
and	0E		_			_	_	_	_	XXXXXXX
Group 2 Control	OD.	ЯX	PNDET			G2FGC			<del></del>	XX0XXX
	oc oc	_	_	DATA	SCR1	PN	P2	P1	SIDLE	XX
Programmable Interrupt	OB	ITBMSK						0000000		
Control	OA .	TRIG ANDOR ITADRS							00000000	
High Speed Control and HDLC Control & Status	09	OVRUN	EQSV	EQFZ	ZEROC	ABIDL	EOF	CRC	FLAG	-000
Tone Detect and High Speed Control & Status	08	FR3	FR2	FR1	12TH	PNSUC*	-	_	_	0-XX
Mode Control#	07	RTSP	TDIS	PDM	SHTR	EPT	SQEXT	T2	HDLC	00001000
	06	CONF						,,,,,,,,,,	0001010	
RAM Access 1 Control & Status	05	ACC1	0	0	0	101	BR1	WRT1	CR1	1000010
and	04	,,,,,,				S 1 (ADD1				0001011
Data Buffers	03	X RAM DATA 1 MSB (XDAM1)								
	02	X RAM DATA 1 LSB (XDAL1)								
	01					ISB (YDA				
	00					SB (YDAL				
NOTES: * Not available in # These bits [except F — Indicates reserved fi	RTSP(all) and TDI		3 and above					ne active.		

Figure 5. R96EFX DSP Interface Memory Map

MD49C3

13

Table 10. Modem Interface Memory Bit Definitions

Memory Default Value Name/Description						
08:4	0	Select 12th Order. When control bit 12TH is set, the tone detectors operate as one order filter (uses FR3). When 12TH is reset, the tone detectors operate as three paradependent 4th order filters (FR1, FR2, FR3). 12TH is valid in in FSK, Group 2, voice, mode (i.e., CONF = 20, 40, 82, or 80, respectively) with RTS off and RTSP reset.				
09:3	_	Abort/Idle. When the modem is configured as a transmitter and control/status bit ABIDL is set, the modem will finish sending the current DBUFF byte. The modem will then send continuous ones if ZEROC is reset, or continuous zeros if ZEROC is set. When ABIDL is reset, the modem will not send continuous ones or zeros. If ABIDL is reset one DCLK cycle after being set, the modem will transmit eight continuous ones if ZEROC is reset, or eight continuous zeros if ZEROC is set. ABIDL is also set by the modem when the underrun condition occurs (bit OVRUN is set) and the modem will send at least eight continuous ones (if ZEROC is reset) or eight continuous zeros (if ZEROC is set). To stop continuous one or zero transmission, ABIDL must be reset by the host. (HDLC only.)				
		When the modern is configured as a receiver and status bit ABIDL is set, the modern has received a minimum of seven consecutive ones. To recognize further occurrences of this abort condition, ABIDL must be reset by the host. (HDLC only.)				
05:7	1	RAM Access 1. When control bit ACC1 is set, the modern accesses the RAM associated with the address in ADD1 and the CR1 bit. WRT1 determines if a read or write is performed.				
15:7	0	RAM Access 2. When control bit ACC2 is set, the modern accesses the RAM associated with the address in ADD2 and the CR2 bit (provided parallel data mode and HDLC are not selected). WRT2 determines if a read or write is performed.				
04:0-7	17	RAM Address 1. ADD1 contains the RAM address used to access the modem's X and Y Data RAM (CR1 = 0) or X and Y Coefficient RAM (CR1 = 1) via the X RAM Data 1 LSB and MSB words (2:0-7 and 3:0-7, respectively) and the Y RAM Data 1 LSB and MSB words (0:0-7 and 1:0-7, respectively).				
14:0-7	00	RAM Address 2. ADD2 contains the RAM address used to access the modem's X and Y Data RAM (CR2 = 0) or X and Y Coefficient RAM (CR2 = 1) via the X RAM Data 2 LSB and MSB words (12:0-7 and 13:0-7, respectively) and the Y RAM Data 2 LSB and MSB words (10:0-7 and 11:0-7, respectively).				
0A:5	_	AND/OR Bit Mask Function. When control bit ANDOR is set and the programmable interrupt is enabled, the modem will assert IRQ if all the bits in the register specified by ITADRS and masked by ITBMSK are ones. When ANDOR is reset and the programmable interrupt is enabled, the modem will assert IRQ if any one of the bits in the register specified by ITADRS and masked by ITBMSK is a one.				
1E:0	_	Buffer Available 1. When set, status bit BA1 signifies that the modern has either written diagnostic data to, or read diagnostic data from, the Y RAM DATA 1 LSB (YDAL1) (register 00:0-7). If the modern is in Voice Transmitter mode, the modern sets BA1 when the contents of register 00:0-7 have been transmitted. Setting BA1 can also cause IRQ to be asserted. The host writing to or reading from register 00 resets the BA1 and IA1 bits. (See IE1 and IA1.)				
1E:3	_	Buffer Available 2. If the modem is in the parallel data mode or HDLC is selected, the modem sets status bit BA2 when it has read the transmit byte from DBUFF (register 10:0-7) when transmitting (buffer becomes empty), or it has written the received byte to DBUFF (register 10:0-7) when receiving (buffer becomes full). If the modem is not in parallel data mode and HDLC is not selected, the modem sets BA2 when it has either written diagnostic data to, or read diagnostic data from, the Y RAM DATA 2 LSB (YDAL2) (register 10:0-7). Setting BA2 can also cause IRQ to be asserted. The host writing to or reading from register 10 resets the BA2 and IA2 bits. (See IE2 and IA2.)				
	08:4  09:3  05:7  15:7  04:0-7  14:0-7  1E:0	Location         Value           08:4         0           09:3         -           05:7         1           15:7         0           04:0-7         17           14:0-7         00           0A:5         -           1E:0         -				

## Table 10. Modem Interface Memory Bit Definitions (Cont'd)

Mnemonic	Memory Location	Default Value	Name/Description
BR1	05:2	1	Baud Rate 1. When control bit BR1 is set, RAM access for ADD1 occurs at the baud rate; when BR1 is reset, RAM access occurs at the sample rate. This bit must be reset in FSK, Group 2, voice, or tone mode (i.e., CONF = 20, 40, 82, or 80, respectively).
BR2	15:2	0	Baud Rate 2. When control bit BR2 is set, RAM access for ADD2 occurs at the baud rate; when BR2 is reset, RAM access occurs at the sample rate. This bit must be reset in FSK, Group 2, voice, or tone mode (i.e., CONF = 20, 40, 82, or 80, respectively).
CDET	0F:0	_	Carrier Detected. When status bit CDET is set, the receiver has finished receiving the training sequence, or has turned on due to detecting energy above threshold, and is receiving data.
			When CDET is reset, the receiver is in the idle state or in the process of training.
CONF	06:0-7	14	CONF (Hex) Configuration 14 V.29 9600 bps 12 V.29 7200 bps 11 V.29 4800 bps 0A V.27 ter 4800 bps 09 V.27 ter 2400 bps 20 Transmit: V.21 Channel 2 300 bps (FSK) Receive: Tone Detector 80 Transmit: Group 2 Receive: Tone Detector 81 Transmit: 76.8K bps Voice mode (default sample rate = 9600 Hz) Receive: 76.8K bps Voice mode and Tone Detector 15 Transmit: 76.8K bps Voice mode and Tone Detector 16 Transmit: 76.8K bps Voice mode and Tone Detector 17 Receive: 76.8K bps Voice mode and Tone Detector 18 Transmit: 76.8K bps Voice mode and Tone Detector 18 Transmit: 76.8K bps Voice mode and Tone Detector 18 Transmit: 76.8K bps Voice mode and Tone Detector 18 Transmit: 76.8K bps Voice mode and Tone Detector 18 Transmit: 76.8K bps Voice mode and Tone Detector 18 Transmit: 76.8K bps Voice mode and Tone Detector 19 Transmit: 76.8K bps Voice mode and Tone Detector 10 Transmit: 76.8K bps Voice mode and Tone Detector 10 Transmit: 76.8K bps Voice mode and Tone Detector 10 Transmit: 76.8K bps Voice mode and Tone Detector (FR3). 10 Transmit: 76.8K bps Voice mode and Tone Detector, the modem operates as specified in CCITT Recommendation V.27 ter with concurrent receive single tone detection (FR3). 10 Transmit: 76.8K bps Voice mode voice response to RTS or RTSP. Tone frequencies and amplitudes are programmable in the DSP RAM. 10 Tone Detector. When a Tone Detector configuration is selected and 12TH is set, the three 4th order tone detect filters are combined into a single 12th order tone detect filter (FR3). If 12TH is reset, the three tone detect filters are placed in parallel and are independent (FR1, FR2, and FR3). All tone detect filters are programmable. 17 Volce Mode. When the Voice mode configuration is selected, the A/D or the D/A converte is available for voice reception or transmission.
CR1	05:0	1	Coefficient RAM 1 Select. When control bit CR1 is set, ADD1 addresses Coefficient RAM. When CR1 is reset, ADD1 addresses Data RAM. This bit must be set according to the desired RAM address (Table 11).
CR2	15:0	0	Coefficient RAM 2 Select. When control bit CR2 is set, ADD2 addresses Coefficient RAM. When CR2 is reset, ADD2 addresses Data RAM. This bit must be set according to the desired RAM address (Table 11).

Table 10. Modem Interface Memory Bit Definitions (Cont'd)

Mnemonic	Memory Location	Default Value	Name/Description
CRC	09:1	_	Cyclic Redundancy Check error. When status bit CRC is set and status bit EOF is set, the received frame is in error. When CRC is reset and EOF is set, the received frame is correct. CRC only changes immediately before EOF is set. (HDLC only.)
CTSP	OF:1	_	Clear To Send Parallel. When set, status bit CTSP indicates to the DTE that the training sequence has been completed and any data present at TXD (PDM = 0) or DBUFF (PDM = 1) will be transmitted. CTSP parallels the operation of the CTS pin.
DATA	0C:5	_	Data Mode. When status bit DATA = 1, the high speed transmitter/receiver is in the data mode.
DBUFF	10:0-7	_	Data Buffer. In the parallel data mode, the host obtains received data from the modem by reading a data byte from DBUFF; the host sends data to the modem to be transmitted by writing a data byte to DBUFF. The data is received and transmitted bit 0 first.
EOF	09:2	_	End Of Frame. When the modem is configured as a transmitter, the EOF bit is a control bit. To convey to the modem that it is time to send the 16-bit FCS and ending flag of a HDLC frame, the host must set the EOF bit after the modem has taken the last byte of data (resides in DBUFF) of the frame (BA2 sets again). EOF will then be reset by the modem after it has recognized the setting of EOF by the host.
			When the modem is configured as a receiver and status bit EOF is set, the modem has received a frame ending flag and bit CRC is updated. EOF must be reset by the host before receiving the ending flag of a following frame. (HDLC only.)
EPT	07:3	1	Echo Protector Tone Enable. When control bit EPT is set, an unmodulated carrier is transmitted for 187.5 ms followed by 20 ms of no transmitted energy prior to the transmission of the training sequence. When EPT is reset, neither the echo protector tone nor the 20 ms of no energy are transmitted prior to the transmission of the training sequence except in V.29 which transmits 20 ms of silence at the beginning of training.
EQFZ	09:5	0	Equalizer Freeze. When control bit EQFZ is set, updating of the receiver's adaptive equalizer taps is inhibited.
EQSV	09:6	0	Equalizer Save. When control bit EQSV is set, the adaptive equalizer taps are not zeroed when reconfiguring the modern or when entering the training state. Adaptive equalizer taps are also not updated during training. This bit is used in conjunction with the SHTR and EQFZ bits and must be followed by the setting of the SETUP bit.
FED	0F:7,6	-	Fast Energy Detector. Status bits FED indicates the level of the received signal according to the following codes.  FED Energy Level  0 No energy 1 Invalid 2 Above Turn-on Threshold 3 Above Turn-on Threshold
FLAG	09:0	0	FLAG Mode. When the modem is configured as a transmitter and status bit FLAG is set, the modem is transmitting a flag sequence. When the modem is configured as a receiver and status bit FLAG is set, the modem has received a flag sequence. (HDLC only.)
FR1	08:5	-	<b>Frequency No. 1.</b> Status bit FR1 is set by the modern when energy is being detected above tone detector 1's turn-on threshold (default detection range = $2100  \text{Hz} \pm 25  \text{Hz}$ ). FR1 is operable in FSK, Group 2, voice, or tone mode (i.e., CONF = $20$ , 40, 82, or 80, respectively) with RTS off and RTSP reset.

Table 10. Modem Interface Memory Bit Definitions (Cont'd)

Memory Location	Default Value	Name/Description					
08:6	_	Frequency No. 2. Status bit FR2 is set by the modem when energy is being detected above tone detector 2's turn-on threshold (default detection range = 1100 Hz $\pm$ 30 Hz). FR2 is operable in FSK, Group 2, voice, or tone mode (i.e., CONF = 20, 40, 82, or 80, respectively) with RTS off and RTSP reset.					
08:7	_	Frequency No. 3. Status bit FR3 is set by the modern when energy is being detected above tone detector 3's turn-on threshold (default detection range = 462 Hz ±14 Hz). FR3 is operable in all receive modes with ATS off and RTSP reset.					
0D:3	0	Group 2 Fast Gain Control. When control bit G2FGC is set, a fast AGC rate (8.6 times standard) is selected (Group 2).					
07:0	0	HDLC. When control bit HDLC is set, the modem performs HDLC framing. To become active, the host must set HDLC and PDM followed by the setting of SETUP. When control bit HDLC is reset, the modem does not perform HDLC framing provided SETUP was set following the resetting of HDLC.					
1E:6	-	nterrupt Active 1. When Interrupt Enable 1 is enabled (IE1 is set) and BA1 is set by the nodem, the modem asserts IRQ and sets status bit IA1 to indicate that BA1 being set aused the interrupt. The host writing to or reading from register 00 resets IA1. (See IE1 and IA1.)					
1E:7	_	Interrupt Active 2. When Interrupt Enable 2 is enabled (IE2 is set) and BA2 is set by the modem, the modem asserts IRQ and sets status bit IA2 to indicate that BA2 being set caused the interrupt. The host writing to or reading from register 10 resets IA2. (See IE2 and BA2.)					
1E:2	0	Interrupt Enable 1. When control bit IE1 is set (interrupt enabled), the modem will assert IRQ and set IA1 when BA1 is set. When IE1 is reset (interrupt disabled), BA1 has no effect on IRQ and IA1. (See BA1 and IA1.)					
1E:5	0	Interrupt Enable 2. When control bit IE2 is set (interrupt enabled), the modem will assert $\overline{\text{IRQ}}$ and set IA2 when BA2 is set. When IE2 is reset (interrupt disabled), BA2 has no effect on $\overline{\text{IRQ}}$ and IA2. (See BA2 and IA2.)					
05:3	0	Input/Output RAM 1 Select. When control bit IO1 is set, ADD1 addresses IO RAM. When IO1 is reset, ADD1 addresses either coefficient or data RAM depending on the state of the CR1 bit. This bit must be set according to the desired RAM address. (See Table 11.)					
15:3	0	Input/Output RAM 2 Select. When control bit IO2 is set, ADD2 addresses IO RAM. When IO2 is reset, ADD2 addresses either coefficient or data RAM depending on the state of the CR2 bit. This bit must be set according to the desired RAM address. (See Table 11.)					
0A:0-4	-	Interrupt Address. These 5 bits specify the register upon which the programmable interrupt and ITBMSK will take affect. The address of the byte on which the modern asserts IRQ on a bit or bits in that byte is specified below:					
		Host Register ITADRS (Hex) (He					
	08:6  08:7  0D:3  07:0  1E:6  1E:7  1E:2  1E:5  05:3	Location         Value           08:6         -           08:7         -           0D:3         0           07:0         0           1E:6         -           1E:7         -           1E:5         0           05:3         0           15:3         0					

Table 10. Modem Interface Memory Bit Definitions (Cont'd)

Mnemonic	Memory Location	Default Value	Name/Description
ITBMSK	0B:0-7	_	Interrupt Bit Mask. This byte performs a bit mask on the register specified in ITADRS for the programmable interrupt processing. A one in any position in ITBMSK will cause the modem to assert IRQ on the corresponding bit or bits in the register specified by ITADRS according to the ANDOR bit and the TRIG bits if PIE is set by the host and PIREQ is reset by the host.
OVRUN	09:7	_	Overrun/Underrun. When the modem is configured as a transmitter, and status bit OVRUN is set, a transmit underrun condition has occurred. If the host does not load in a new byte of data in DBUFF within eight bit times of loading the previous byte into DBUFF, OVRUN and ABIDL will set. The modem will then automatically send eight continuous ones. The transmission of these ones will continue until the host resets ABIDL. The modem will then finish sending the current group of eight ones and will either start sending another frame (if BA2 is reset) or will transmit continuous flags. The modem will reset OVRUN every time it sets BA2. (HDLC only.)
			When the modem is configured as a receiver and status bit OVRUN is set, an overrun condition has occurred. To detect the next overrun condition, the host must reset this bit. (HDLC only.)
P1	0C:1	_	P1 Sequence. When the modem is configured as a high speed transmitter, status bit P1 = 1 indicates the P1 sequence is being sent. When P1 = 0, the P1 sequence is not being transmitted.
			When the modem is configured as a receiver, the P1 bit has no meaning.
P2	0C:2	_	P2 Sequence. When the modern is configured as a high speed transmitter, status bit P2 = 1 indicates the P2 sequence is being sent. When P2 = 0, the P2 sequence is not being transmitted.
			When the modern is configured as a high speed receiver, status bit P2 = 1 indicates the search for the P2 to PN transition is occurring. When P2 = 0, the P2 to PN transition search is not occurring.
PDM	07:5	0	Parallel Data Mode. When control bit PDM is set and the modem is a transmitter, it accepts data for transmission from DBUFF (10:0-7) rather than the TXD input. When PDM is set and the modem is a receiver, the modem provides the received data to the host using DBUFF (10:0-7).
PIA	1F:7		Programmable Interrupt Active. When control bit PIE is enabled (PIE is set) and the interrupt condition is true as specified by ITBMSK, ITADRS, TRIG, and ANDOR, the modem asserts IRQ if PIREQ has been previously reset by the host (usually after servicing the previous interrupt). Status bit PIA is set by the modem when the above occurs. PIA is reset when the host resets PIREQ.
PIE	1F:4	0	Programmable Interrupt Enable. When control bit PIE is enabled (PIE is set) and the interrupt condition is true as specified by ITBMSK, ITADRS, TRIG, and ANDOR, the modem asserts IRQ if PIREQ has been previously reset by the host (usually after servicing the previous interrupt). Status bit PIA is set by the modem when the above occurs. When PIE is reset (interrupt disabled), ITBMSK, ITADRS, TRIG, ANDOR, and PIREQ have no effect on IRQ and PIA.
PIREQ	1F:3	_	Programmable Interrupt Request. When control bit PIE is enabled (PIE is set) and the interrupt condition is true as specified by ITBMSK, ITADRS, TRIG, and ANDOR, the modem asserts IRQ if control bit PIREQ has been previously reset by the host. PIREQ is set by the modem when the programmable interrupt condition is true. The host must reset PIREQ after servicing the interrupt since the modem does not reset PIREQ. If PIREQ is not reset when the interrupt condition occurs again, the modem will not assert IRQ.

Table 10. Modem Interface Memory Bit Definitions (Cont'd)

_	PN Sequence. When the modem is configured as a high speed transmitter, status bit PN = 1 signals that the PN sequence is being sent. When PN = 0, the PN sequence is not being transmitted.  When the modem is configured as a high speed receiver, status bit PN = 1 indicates the PN portion of the training sequence is being received. When PN = 0, the PN portion of training
_	portion of the training sequence is being received. When PN = 0, the PN portion of training
_	is not being received.
1	PN Detected. When status bit PNDET is set, the receiver has detected the PN portion of the training sequence. When PNDET is reset, PN has not been detected.
_	PN Success. When status bit PNSUC is set, the receiver has successfully trained at the end of the PN portion of the high speed training sequence. When PNSUC is reset, a successful training has not occurred. PNSUC is still valid after the CDET bit is set. (Not available in R6631-12.)
0	Request To Send Parallel. The set state of RTSP begins a transmit sequence. The moder will continue to transmit until RTSP is reset, and the turn-off sequence has been completed RTSP parallels the operation of the hardware RTS control input. These inputs are "ORed" by the modern.
-	Receive State. When status bit RX is set, the modem is in the receive state and is not transmitting.
-	Scrambled Ones. When the modem is configured as a high speed transmitter, status bit SCR1 = 1 indicates scrambled ones are being sent. When SCR1 = 0, scrambled ones are not being transmitted.,
	When the modem is configured as a high speed receiver, status bit SCR1 = 1 indicates scrambled ones are being received. When SCR1 = 0, scrambled ones are not being received.
o	Setup. Control bit SETUP bit must be set by the host after the host writes a configuration code into the CONF bits (register 6:0-7) or changes a bit in register 7:0-5/6. Setting the SETUP bit informs the modem to implement the configuration change. The modem resets the SETUP bit when the configuration change request is recognized.
O	Short Train. When SHTR is set and CONF is either 0A or 09, the modern will perform a V.27 ter short training sequence. A successful V.27 ter long train at the same data rate must precede the short train. The setting of the SHTR bit, along with the setting of the EQSV bit, must be followed by the setting of the SETUP bit.
-	Silence/Idle. When the modem is configured as a high speed transmitter, status bit SIDLE 1 indicates the modem is transmitting silence.
	When the modem is configured as a high speed receiver, status bit SIDLE = 1 indicates the modem is waiting for energy (idling).
0	Squeich Extend. When control bit SQEXT is set, the modem's receiver is inhibited from the reception of any signal for 140 ms after the transmitter turn-off.
0	T/2 Equalizer Select. When control bit T2 is set, the linear section of the receiver's adaptive equalizer is T/2 fractionally spaced. When T2 is reset, the equalizer is T spaced (T = 1 back time).
0	<b>Training Disable.</b> When control bit TDIS is set, the modem as a receiver is prevented from recognizing a training sequence and entering the training state; as a transmitter the modem will not transmit the training sequence when RTS is on or RTSP is set.

Table 10. Modem Interface Memory Bit Definitions (Cont'd)

Mnemonic	Memory Location	Default Value	Name/Description			
TRIG OA:6-7		<del>-</del>	Interrupt Triggering. These two bits select how the programmable interrupt is to occur if this interrupt is enabled. The user has the option to be continuously interrupted whenever the interrupt condition is true (DC triggered), to be interrupted only when the interrupt condition transitions from false to true (positive edge triggered), to be interrupted only when the interrupt condition transitions from true to false (negative edge triggered), or to be interrupted when the interrupt condition transitions from false to true or from true to false (edge triggered):			
			TRIG Description			
			00 DC 01 Positive Edge 10 Negative Edge 11 Edge			
WRT1	05:1	o	RAM Write 1. When control bit WRT1 is set and ACC1 is set, the modern writes the data from the Y RAM Data 1 registers into its internal RAM at the location addressed by ADD1 and CR1. (When the most significant bit of ADD1 is reset, the write is performed to the X RAM location; when a 1, the write is to the Y RAM location.) When WRT1 is reset and ACC1 is set, the modern reads data from its internal RAM from the locations addressed by ADD1 and CR1 and stores it into the X RAM Data 1 registers and Y RAM Data 1 registers, respectively.			
WRT2	15:1	О	RAM Write 2. When control bit WRT2 is set and ACC2 is set, the modem writes the data from the Y RAM Data 2 registers into its internal RAM at the location addressed by ADD2 and CR2. (When the most significant bit of ADD2 is reset, the write is performed to the X RAM location; when a 1, the write is to the Y RAM location.) When WRT2 is reset and ACC2 is set, the modem reads data from its internal RAM from the locations addressed by ADD2 and CR2 and stores it into the X RAM Data 2 registers and Y RAM Data 2 registers, respectively.			
XDAL1	02:0-7	_	X RAM Data 1 LSB. XDAL1 is the least significant byte of the 16-bit X RAM 1 data word used in reading X RAM locations.			
XDAL2	12:0-7	-	X RAM Data 2 LSB. XDAL2 is the least significant byte of the 16-bit X RAM 2 data word used in reading X RAM locations.			
XDAM1	03:0-7	_	X RAM Data 1 MSB. XDAM1 is the most significant byte of the 16-bit X RAM 1 data word used in reading X RAM locations.			
XDAM2	13:0-7	-	X RAM Data 2 MSB. XDAM2 is the most significant byte of the 16-bit X RAM 2 data word used in reading X RAM locations.			
YDAL1	00:0-7	_	Y RAM Data 1 LSB. YDAL1 is the least significant byte of the 16-bit Y RAM 1 data word used in reading or writing Y RAM locations in the modern.			
YDAL2	10:0-7	-	Y RAM Data 2 LSB. YDAL2 is the least significant byte of the 16-bit Y RAM 2 data word used in reading or writing Y RAM locations in the modern.			
YDAM1	01:0-7	_	Y RAM Data 1 MSB. YDAM1 is the most significant byte of the 16-bit Y RAM 1 data word used in reading or writing Y RAM locations in the modem.			
YDAM2	11:0-7	_	Y RAM Data 2 MSB. YDAM2 is the most significant byte of the 16-bit Y RAM 2 data word used in reading or writing Y RAM locations in the modem.			
ZEROC	09:4	o	Zero Clamp. When control bit ZEROC is set and ABIDL is set, the modem will transmit continuous zeros. When ZEROC is reset and ABIDL is set, the modem will transmit continuous ones. If ABIDL is reset, ZEROC is disabled. (HDLC only.)			
		1				

Table 11. Modern DSP RAM Access Codes

Function	BRx	CRx	IOx	ADDx	Read Reg. No
Received Signal Samples	0	o	0	15	2,3
Received Signal Samples (Voice Mode)	0	0	0	A0	0
Received Signal Samples FSK*	0	0	0	31	2,3
Demodulator Output	0	0	0	13	0,1,2,3
Low Pass Filter Output	0	0	0	02	0,1,2,3
Average Energy	0	0	0	14	2,3
AGC Gain Word	0	1	0	15	2,3
AGC Slew Rate	0	0	0	95	0,1
Tone 1 Frequency	0	1	0	21	2,3
Tone 1 Level	0	0	0	22	2,3
Tone 2 Frequency	0	1	0	22	2,3
Tone 2 Level	0	0	0	23	2,3
Output Level	0	0	0	21	2,3
Equalizer Input, Real	1	0	0	1E	0,1
Equalizer Input, Imaginary	1	1	0	1E	0,1
Equalizer Tap Coefficients, 1-40	1	1	0	3A - 61	0,1,2,3
Unrotated Equalizer Output	1	0	0	1C	0,1,2,3
Rotated Equalizer Output, Eye Pattern	1	1	0	17	0,1,2,3
Decision Points, Ideal	1	0	0	17	0,1,2,3
Error Vector	1	1	0	1D	0,1,2,3
Rotation Angle	1	1	0	oc	0,1
Frequency Correction	1	1	0	18	2,3
Eye Quality Monitor, EQM	1	1	0	0D	2,3
RLSD Turn-on Threshold	0	1	0	37	2,3
RLSD Turn-off Threshold	0	1	0	B7	0,1
Receiver Sensitivity, MAXG	0	1	0	24	2,3
Group 2 PLL Frequency Correction	0	0	0	0D	2,3
Group 2 Zero Crossing Threshold (Negative)	0	0	0	19	2,3
Group 2 Zero Crossing Threshold (Positive)	0	0	0	99	0,1
Group 2 AGC Slew Rate	0	1	0	05	2,3
Group 2 Black-White Threshold	0	0	0	24	2,3
Group 2 Phase Limit Value	0	0	0	1A	2,3
Sample Rate, Least Significant Word	0	0	1	28	0,1
Sample Rate, Most Significant Bit	o	0	1	2B	0,1

#### •

## MODEM INTERFACE CIRCUIT

## CIRCUIT AND COMPONENTS

The modem is supplied as a 68-pin PLCC or 64-pin QUIP device to be designed into OEM circuit boards. The recommended modem interface circuits (Figures 6 and 7) illustrate the connections and components required to connect the modem to the OEM electronics.

If the AUXI input is not used, resistors R10 and R16 can be eliminated and AUXI must be connected to AGND2. When the cable equalizer controls CABLE1 and CABLE2 are connected to long leads that are subject to picking up noise spikes, a 3K ohm series resistor should be used on each input (CABLE1 and CABLE2) for isolation.

Resistors R7 and R17 can be used to trim the transmit level and receive threshold to the accuracy required by the OEM equipment. For a tolerance of  $\pm 1$  dBm, the 1% resistor values shown are correct for more than 99.8% of the units.




Figure 6. Recommended Modern PLCC Interface Circuit




Figure 7. Recommended Modem QUIP Interface Circuit