Features

- Serial Peripheral Interface (SPI) Compatible
- Supports SPI Modes 0 (0,0) and 3 (1,1)
- Medium-voltage and Standard-voltage Operation
- − 5.0 (V_{CC} = 4.5V to 5.5V)
- $-2.7 (V_{CC} = 2.7V \text{ to } 5.5V)$
- 3 MHz Clock Rate
- 64-byte Page Mode and Byte Write Operation
- Block Write Protection
- Protect 1/4, 1/2, or Entire Array
- Write Protect (WP) Pin and Write Disable Instructions for
- both Hardware and Software Data Protection
- Self-timed Write Cycle (5 ms Typical)
- High-reliability
 - Endurance: 100,000 Write Cycles
 - Data Retention: >200 Years
- 8-pin PDIP, 8-pin JEDEC SOIC and 8-pin EIAJ SOIC Packages

Description

The AT25128/256 provides 131,072/262,144 bits of serial electrically-erasable programmable read only memory (EEPROM) organized as 16,384/32,768 words of 8 bits each. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. The devices are available in space saving 8-pin PDIP (AT25128/256), 8-pin JEDEC SOIC (AT25128) and 8-pin EIAJ SOIC (AT25256) packages. In addition, the entire family is available in 5.0V (4.5V to 5.5V) and 2.7V (2.7V to 5.5V) versions.

Continued



SPI Serial Automotive EEPROMs

128K (16,384 x 8)

256K (32,768 x 8)

AT25128 AT25256

Pin Configurations

| Pin Name | Function |
|----------|-----------------------|
| CS | Chip Select |
| SCK | Serial Data Clock |
| SI | Serial Data Input |
| SO | Serial Data Output |
| GND | Ground |
| VCC | Power Supply |
| WP | Write Protect |
| HOLD | Suspends Serial Input |
| NC | No Connect |
| DC | Don't Connect |

8-pin PDIP

| | | \bigcirc | | 1 | |
|-----------------|---|------------|---|---|------|
| ĊS | 1 | | 8 | þ | VCC |
| SO | 2 | | 7 | þ | HOLD |
| \overline{WP} | 3 | | 6 | þ | SCK |
| GND | 4 | | 5 | þ | SI |
| | | | | | |

8-pin SOIC

| | 1 2 3 | 8 7 6 | UCC HOLD |
|-------|-------------|-------------|-------------|
| | - | 7 6 | |
| GND 🗔 | 4 | 5 | □ SI |

Rev. 3262A-SEEPR-02/02





The AT25128/256 is enabled through the Chip Select pin (\overline{CS}) and accessed via a 3-wire interface consisting of Serial Data Input (SI), Serial Data Output (SO), and Serial Clock (SCK). All programming cycles are completely self-timed, and no separate ERASE cycle is required before WRITE.


BLOCK WRITE protection is enabled by programming the status register with top ¼, top ½ or entire array of write protection. Separate program enable and program disable instructions are provided for additional data protection. Hardware data protection is provided via the WP pin to protect against inadvertent write attempts to the status register. The HOLD pin may be used to suspend any serial communication without resetting the serial sequence.

Absolute Maximum Ratings*

| Operating Temperature55°C to +125°C | *NOTICE: |
|---|----------|
| Storage Temperature65°C to +150°C | |
| Voltage on Any Pin with Respect to Ground1.0V to +7.0V | |
| Maximum Operating Voltage 6.25V | |
| DC Output Current 5.0 mA | |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Block Diagram



Pin Capacitance⁽¹⁾

Applicable over recommended operating range from $T_A = 25^{\circ}C$, f = 1.0 MHz, $V_{CC} = +5.0V$ (unless otherwise noted).

| Symbol | Test Conditions | Мах | Units | Conditions |
|------------------|---|-----|-------|----------------|
| C _{OUT} | Output Capacitance (SO) | 8 | pF | $V_{OUT} = 0V$ |
| C _{IN} | Input Capacitance (CS, SCK, SI, WP, HOLD) | 6 | pF | $V_{IN} = 0V$ |

Note: 1. This parameter is characterized and is not 100% tested.

DC Characteristics

Applicable over recommended operating range from $T_A = -40^{\circ}C$ to $+125^{\circ}C$, $V_{CC} = +2.7V$ to +5.5V

| Symbol | Parameter | Test Condition | | Min | Тур | Мах | Units |
|------------------|---------------------|---|--|-----------------------|-----|-----------------------|-------|
| V _{CC1} | Supply Voltage | | | | | 5.5 | V |
| V _{CC2} | Supply Voltage | | | 4.5 | | 5.5 | V |
| I _{CC1} | Supply Current | V _{CC} = 5.0V at 1 MH | z, SO = Open, Read | | 2.0 | 3.0 | mA |
| I _{CC2} | Supply Current | | V _{CC} = 5.0V at 2 MHz, SO = Open, Read, Write | | | 5.0 | mA |
| I _{SB1} | Standby Current | $V_{\rm CC} = 2.7 \text{V}, \overline{\rm CS} = V_{\rm C}$ | $V_{CC} = 2.7V, \overline{CS} = V_{CC}$ | | | 2.0 | μA |
| I _{SB2} | Standby Current | $V_{CC} = 5.0V, \overline{CS} = V_{CC}$ | $V_{CC} = 5.0V, \overline{CS} = V_{CC}$ | | | 5.0 | μA |
| I | Input Leakage | $V_{IN} = 0V$ to V_{CC} | $V_{IN} = 0V$ to V_{CC} | | | 3.0 | μA |
| I _{OL} | Output Leakage | $V_{IN} = 0V$ to V_{CC} | | -3.0 | | 3.0 | μA |
| $V_{IL}^{(1)}$ | Input Low-voltage | | | -1.0 | | V _{CC} x 0.3 | V |
| $V_{IH}^{(1)}$ | Input High-voltage | | | | | V _{CC} + 0.5 | V |
| V _{OL1} | Output Low-voltage | | I _{OL} = 3.0 mA | | | 0.4 | V |
| V _{OH1} | Output High-voltage | $4.5 \le V_{CC} \le 5.5V$ | I _{OH} = -1.6 mA | V _{CC} - 0.8 | | | V |

Note: 1. $V_{\rm IL}$ and $V_{\rm IH}$ max are reference only and are not tested.





AC Characteristics

Applicable over recommended operating range from $T_A = -40^{\circ}C$ to $+125^{\circ}C$, $V_{CC} = As$ Specified, CL = 1 TTL Gate and 100 pF (unless otherwise noted).

| Symbol | Parameter | Voltage | Min | Мах | Units |
|--------------------------|---|------------------------|------------|------------|--------------|
| f _{SCK} | SCK Clock Frequency | 4.5 - 5.5 2.7 - 5.5 | 0 0 | 3.0 2.1 | MHz |
| t _{RI} | Input Rise Time | 4.5 - 5.5 2.7 - 5.5 | | 2 2 | μs |
| t _{FI} | Input Fall Time | 4.5 - 5.5 2.7 - 5.5 | | 2 2 | μs |
| t _{WH} | SCK High Time 4.5 - 5.5 2.7 - 5.5 150 200 | | | ns | |
| t _{WL} | SCK Low Time | 45.55 150 | | | ns |
| t _{cs} | CS High Time | 4.5 - 5.5 2.7 - 5.5 | 250 250 | | ns |
| t _{css} | CS Setup Time | 4.5 - 5.5 2.7 - 5.5 | 100 250 | | ns |
| t _{CSH} | CS Hold Time | 4.5 - 5.5 2.7 - 5.5 | 150 250 | | ns |
| t _{SU} | Data In Setup Time | 4.5 - 5.5 2.7 - 5.5 | 30 50 | | ns |
| t _H | Data In Hold Time | 4.5 - 5.5 2.7 - 5.5 | 50 50 | | ns |
| t _{HD} | Hold Setup Time | 4.5 - 5.5 2.7 - 5.5 | 100 100 | | ns |
| t _{CD} | Hold Hold Time | 4.5 - 5.5 2.7 - 5.5 | 200 300 | | ns |
| t _V | Output Valid | 4.5 - 5.5 2.7 - 5.5 | 0 0 | 150 200 | ns |
| t _{HO} | Output Hold Time | 4.5 - 5.5 2.7 - 5.5 | 0 0 | | ns |
| t _{LZ} | Hold to Output Low Z | 4.5 - 5.5 2.7 - 5.5 | 0 0 | 100 200 | ns |
| t _{HZ} | Hold to Output High Z | 4.5 - 5.5 2.7 - 5.5 | | 100 200 | ns |
| t _{DIS} | Output Disable Time | 4.5 - 5.5 2.7 - 5.5 | | 200 250 | ns |
| t _{wc} | Write Cycle Time | 4.5 - 5.5 2.7 - 5.5 | | 5 10 | ms |
| Endurance ⁽¹⁾ | 5.0V, 25°C, Page Mode | | 100K | | Write Cycles |

Note: 1. This parameter is characterized and is not 100% tested. Contact Atmel for further information.

Serial Interface Description

MASTER: The device that generates the serial clock.

SLAVE: Because the Serial Clock pin (SCK) is always an input, the AT25128/256 always operates as a slave.

TRANSMITTER/RECEIVER: The AT25128/256 has separate pins designated for data transmission (SO) and reception (SI).

MSB: The Most Significant Bit (MSB) is the first bit transmitted and received.

SERIAL OP-CODE: After the device is selected with \overline{CS} going low, the first byte will be received. This byte contains the op-code that defines the operations to be performed.

INVALID OP-CODE: If an invalid op-code is received, no data will be shifted into the AT25128/256, and the serial output pin (SO) will remain in a high impedance state until the falling edge of \overline{CS} is detected again. This will reinitialize the serial communication.

CHIP SELECT: The AT25128/256 is selected when the \overline{CS} pin is low. When the device is not selected, data will not be accepted via the SI pin, and the serial output pin (SO) will remain in a high impedance state.


HOLD: The HOLD pin is used in conjunction with the CS pin to select the AT25128/256. When the device is selected and a serial sequence is underway, HOLD can be used to pause the serial communication with the master device without resetting the serial sequence. To pause, the HOLD pin must be brought low while the SCK pin is low. To resume serial communication, the HOLD pin is brought high while the SCK pin is low (SCK may still toggle during HOLD). Inputs to the SI pin will be ignored while the SO pin is in the high impedance state.

WRITE PROTECT: The write protect pin (\overline{WP}) will allow normal read/write operations when held high. When the \overline{WP} pin is brought low and WPEN bit is "1", all write operations to the status register are inhibited. \overline{WP} going low while \overline{CS} is still low will interrupt a write to the status register. If the internal write cycle has already been initiated, \overline{WP} going low will have no effect on any write operation to the status register. The \overline{WP} pin function is blocked when the WPEN bit in the status register is "0". This will allow the user to install the AT25128/256 in a system with the \overline{WP} pin tied to ground and still be able to write to the status register. All \overline{WP} pin functions are enabled when the WPEN bit is set to "1".





SPI Serial Interface



Functional Description

The AT25128/256 is designed to interface directly with the synchronous serial peripheral interface (SPI) of the 6800 type series of microcontrollers.

The AT25128/256 utilizes an 8-bit instruction register. The list of instructions and their operation codes are contained in Table 1. All instructions, addresses, and data are transferred with the MSB first and start with a high-to-low \overline{CS} transition.

Table 1. Instruction Set for the AT25128/256

| Instruction Name | Instruction Format | Operation |
|------------------|--------------------|-----------------------------|
| WREN | 0000 X110 | Set Write Enable Latch |
| WRDI | 0000 X100 | Reset Write Enable Latch |
| RDSR | 0000 X101 | Read Status Register |
| WRSR | 0000 X001 | Write Status Register |
| READ | 0000 X011 | Read Data from Memory Array |
| WRITE | 0000 X010 | Write Data to Memory Array |

WRITE ENABLE (WREN): The device will power-up in the write disable state when V_{CC} is applied. All programming instructions must therefore be preceded by a Write Enable instruction.

WRITE DISABLE (WRDI): To protect the device against inadvertent writes, the Write Disable instruction disables all programming modes. The WRDI instruction is independent of the status of the \overline{WP} pin.

READ STATUS REGISTER (RDSR): The Read Status Register instruction provides access to the status register. The READY/BUSY and Write Enable status of the device can be determined by the RDSR instruction. Similarly, the Block Write Protection bits indicate the extent of protection employed. These bits are set by using the WRSR instruction.

Table 2. Status Register Format

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| WPEN | Х | Х | Х | BP1 | BP0 | WEN | RDY |

| Bit | Definition |
|------------------------|--|
| Bit 0 (RDY) | Bit $0 = 0$ (\overline{RDY}) indicates the device is READY. Bit $0 = 1$ indicates the write cycle is in progress. |
| Bit 1 (WEN) | Bit 1 = 0 indicates the device <i>is not</i> WRITE ENABLED. Bit 1 = 1 indicates the device is WRITE ENABLED. |
| Bit 2 (BP0) | See Table 4. |
| Bit 3 (BP1) | See Table 4. |
| Bits 4 - 6 are 0s whe | n device is not in an internal write cycle. |
| Bit 7 (WPEN) | See Table 5. |
| Bits 0 - 7 are 1s duri | ng an internal write cycle. |

 Table 3. Read Status Register Bit Definition

WRITE STATUS REGISTER (WRSR): The WRSR instruction allows the user to select one of four levels of protection. The AT25128/256 is divided into four array segments. Top quarter (1/4), top half (1/2), or all of the memory segments can be protected. Any of the data within any selected segment will therefore be READ only. The block write protection levels and corresponding status register control bits are shown in Table 4.

The three bits, BP0, BP1, and WPEN are nonvolatile cells that have the same properties and functions as the regular memory cells (e.g. WREN, t_{WC} , RDSR).

| | Status Register Bits | | Array Address | ses Protected |
|--------|----------------------|-----|---------------|---------------|
| Level | BP1 | BP0 | AT25128 | AT25256 |
| 0 | 0 | 0 | None | None |
| 1(1/4) | 0 | 1 | 3000 - 3FFF | 6000 - 7FFF |
| 2(1/2) | 1 | 0 | 2000 - 3FFF | 4000 - 7FFF |
| 3(All) | 1 | 1 | 0000 - 3FFF | 0000 - 7FFF |

 Table 4.
 Block Write Protect Bits





The WRSR instruction also allows the user to enable or disable the write protect (\overline{WP}) pin through the use of the Write Protect Enable (WPEN) bit. Hardware write protection is enabled when the \overline{WP} pin is low and the WPEN bit is "1". Hardware write protection is disabled when *either* the \overline{WP} pin is high or the WPEN bit is "0." When the device is hardware write protected, writes to the Status Register, including the Block Protect bits and the WPEN bit, and the block-protected sections in the memory array are disabled. Writes are only allowed to sections of the memory which are not block-protected.

NOTE: When the WPEN bit is hardware write protected, it cannot be changed back to "0", as long as the \overline{WP} pin is held low.

| WPEN | WP | WEN | Protected Blocks | Unprotected Blocks | Status Register |
|------|------|-----|---------------------|-----------------------|--------------------|
| 0 | X | 0 | Protected | Protected | Protected |
| 0 | Х | 1 | Protected | Writable | Writable |
| 1 | Low | 0 | Protected | Protected | Protected |
| 1 | Low | 1 | Protected | Writable | Protected |
| Х | High | 0 | Protected | Protected | Protected |
| Х | High | 1 | Protected | Writable | Writable |

Table 5. WPEN Operation

READ SEQUENCE (READ): Reading the AT25128/256 via the SO (Serial Output) pin requires the following sequence. After the \overline{CS} line is pulled low to select a device, the READ op-code is transmitted via the SI line followed by the byte address to be read (Refer to Table 6). Upon completion, any data on the SI line will be ignored. The data (D7 - D0) at the specified address is then shifted out onto the SO line. If only one byte is to be read, the \overline{CS} line should be driven high after the data comes out. The READ sequence can be continued since the byte address is automatically incremented and data will continue to be shifted out. When the highest address is reached, the address counter will roll over to the lowest address allowing the entire memory to be read in one continuous READ cycle.

WRITE SEQUENCE (WRITE): In order to program the AT25128/256, two separate instructions must be executed. First, the device **must be write enabled** via the Write Enable (WREN) Instruction. Then a Write (WRITE) Instruction may be executed. Also, the address of the memory location(s) to be programmed must be outside the protected address field location selected by the Block Write Protection Level. During an internal write cycle, all commands will be ignored except the RDSR instruction.

A Write Instruction requires the following sequence. After the \overline{CS} line is pulled low to select the device, the WRITE op-code is transmitted via the SI line followed by the byte address and the data (D7 - D0) to be programmed (Refer to Table 6). Programming will start after the \overline{CS} pin is brought high. (The LOW-to-High transition of the \overline{CS} pin must occur during the SCK low time immediately after clocking in the D0 (LSB) data bit.

The READY/BUSY status of the device can be determined by initiating a READ STA-TUS REGISTER (RDSR) Instruction. If Bit 0 = 1, the WRITE cycle is still in progress. If Bit 0 = 0, the WRITE cycle has ended. Only the READ STATUS REGISTER instruction is enabled during the WRITE programming cycle.

8

The AT25128/256 is capable of a 64-byte PAGE WRITE operation. After each byte of data is received, the six low order address bits are internally incremented by one; the high order bits of the address will remain constant. If more than 64 bytes of data are transmitted, the address counter will roll over and the previously written data will be overwritten. The AT25128/256 is automatically returned to the write disable state at the completion of a WRITE cycle.

NOTE: If the device is not Write enabled (WREN), the device will ignore the Write instruction and will return to the standby state, when \overline{CS} is brought high. A new CS falling edge is required to re-initiate the serial communication.

| Table 6. | Address Key |
|----------|-------------|
|----------|-------------|


| Address | AT25128 | AT25256 |
|-----------------|-----------------------------------|----------------------------------|
| A _N | A ₁₃ - A ₀ | A ₁₄ - A ₀ |
| Don't Care Bits | A _{15 -} A ₁₄ | A ₁₅ |






Timing Diagrams (for SPI Mode 0 (0, 0))

Synchronous Data Timing




WREN Timing





10 AT25128/256 I

RDSR Timing



WRSR Timing











WRITE Timing



HOLD Timing



AT25128 Ordering Information

| t _{wc} (max) (ms) | l _{cc} (max) (μΑ) | I _{SB} (max) (μΑ) | f _{MAX} (kHz) | Ordering Code | Package | Operation Range |
|-------------------------------|-------------------------------|-------------------------------|---------------------------|---|------------|--------------------------------|
| 5 | 5000 | 5.0 | 3000 | AT25128-10PA-5.0C AT25128N-10SA-5.0C | 8P3 8S1 | Automotive (-40°C to 125°C) |
| 10 | 2000 | 2.0 | 2100 | AT25128-10PA-2.7C AT25128N-10SA-2.7C | 8P3 8S1 | Automotive (-40°C to 125°C) |

| Package Type | | | | |
|--|---|--|--|--|
| 8P3 8-lead, 0.300" Wide, Plastic Dual In-line Package (PDIP) | | | | |
| 8S1 | 8-lead, 0.150" Wide, Plastic Gull Wing Small Outline Package (JEDEC SOIC) | | | |
| Options | | | | |
| -5.0 | Standard Device (4.5V to 5.5V) | | | |
| -2.7 | Low-voltage (2.7V to 5.5V) | | | |






AT25256 Ordering Information

| t _{wc} (max) (ms) | I _{CC} (max) (μΑ) | I _{SB} (max) (μΑ) | f _{MAX} (kHz) | Ordering Code | Package | Operation Range |
|-------------------------------|-------------------------------|-------------------------------|---------------------------|---|------------|--------------------------------|
| 5 | 5000 | 5.0 | 3000 | AT25256-10PA-5.0C AT25256W-10SA-5.0C | 8P3 8S2 | Automotive (-40°C to 125°C) |
| 10 | 2000 | 2.0 | 2100 | AT25256-10PA-2.7C AT25256W-10SA-2.7C | 8P3 8S2 | Automotive (-40°C to 125°C) |

| Package Type | | | | |
|--------------|--|--|--|--|
| 8P3 | 8-lead, 0.300" Wide, Plastic Dual In-line Package (PDIP) | | | |
| 8S2 | 8-lead, 0.200" Wide, Plastic Gull Wing Small Outline Package (EIAJ SOIC) | | | |
| Options | | | | |
| -5.0 | Standard Device (4.5V to 5.5V) | | | |
| -2.7 | Low-voltage (2.7V to 5.5V) | | | |

Packaging Information


8P3 – PDIP








8S1 – JEDEC SOIC



AT25128/256

8S2 - EIAJ SOIC







Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600

Europe

Atmel SarL Route des Arsenaux 41 Casa Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500

Asia

Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

Japan

Atmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Operations

Memory Atmel Corporate 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 436-4270 FAX 1(408) 436-4314

Microcontrollers Atmel Corporate 2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 436-4270 FAX 1(408) 436-4314

Atmel Nantes La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 2-40-18-18-18 FAX (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards Atmel Rousset Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-42-53-60-00 FAX (33) 4-42-53-60-01

Atmel Colorado Springs 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Atmel Smart Card ICs Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland TEL (44) 1355-803-000 FAX (44) 1355-242-743 *RF/Automotive* Atmel Heilbronn Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany TEL (49) 71-31-67-0 FAX (49) 71-31-67-2340

Atmel Colorado Springs 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom Atmel Grenoble Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-76-58-30-00 FAX (33) 4-76-58-34-80

e-mail literature@atmel.com

Web Site http://www.atmel.com

© Atmel Corporation 2002.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

ATMEL[®] is a registered trademark of Atmel.

Terms and product names in this document may be trademarks of others.



Printed on recycled paper.