2 Megabit

 $(256K \times 8)$ 

**Erasable** 

**CMOS** 

**EPROM** 

UV

### **Features**

- Fast Read Access Time 70 ns
- Low Power CMOS Operation

100 µA max. Standby

25 mA max. Active at 5 MHz

Wide Selection of JEDEC Standard Packages

32-Lead 600-mil PDIP and Cerdip

32-Pad PLCC and LCC

32-Lead TSOP 5 V ± 10% Supply

High Reliability CMOS Technology 2,000 V ESD Protection

200 mA Latchup Immunity

- Rapid Programming 100 µs/byte (typical)
- **Two-Line Control**
- **CMOS** and TTL Compatible Inputs and Outputs
- **Integrated Product Identification Code**
- Full Military, Commercial and Industrial Temperature Ranges

## Description

The AT27C020 is a low-power, high performance 2,097,152 bit Ultraviolet Erasable and Electrically Programmable Read Only Memory (EPROM) organized as 256K x 8 bits. It requires only one 5-V power supply in normal read mode operation. Any byte can be accessed in less than 70 ns, eliminating the need for speed reducing WAIT states on high performance microprocessor systems.

In read mode, the AT27C020 typically consumes 8 mA. Standby mode supply current is typically less than 10 µA. (continued)


## Pin Configurations

Pin Name	Function
A0-A17	Addresses
O0-O7	Outputs
CE	Chip Enable
ŌE	Output Enable
PGM	Program Strobe


### CDIP, PDIP, Top View

	$\overline{}$	_	1
VPP [	1	32	b vcc
A16 C	2	31	Þ PGM
A15 C	3	30	Þ A17
A12 [	4	29	Þ A14
A7 [	5	28	P A13
A6 [	6	27	Þ A8
A5 0	7	30 29 28 27 26 25	Þ A9
A4 [	8	25	P A11
A16 C A15 C A12 C A7 C A6 C A5 C A4 C A3 C A1 C A0 C O1 C O2 C GND C	2 3 4 5 6 7 8	24 23	D VCC PGM A14 A13 A8 A9 A11 D D D D D D D D D D D D D D D D D D D
A3 E A2 E A1 E A0 E	10	23	□ A10
A1 0	111	22 21 20	ÞŒ
A0 E	12	21	Þ 07
00 0	13	20	06 05
01 0	14	19	D 05
O2 [	15	18	04
GND D	16	17	D 03

LCC, PLCC Top View



**TSOP Top View** 





1074177 0008164 976

3-115



### **Description** (Continued)

The AT27C020 comes in a choice of industry standard JEDEC-approved packages including: one time programmable (OTP) plastic PDIP, PLCC, and TSOP, as well as windowed ceramic Cerdip and LCC. All devices feature two-line control  $(\overline{CE}, \overline{OE})$  to give designers the flexibility to prevent bus contention.


With high density 256K byte storage capability, the AT27C020 allow firmware to be stored reliably and to be accessed by the system without the delays of mass storage media.

Atmel's 27C020 have additional features to ensure high quality and efficient production use. The Rapid Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only  $100~\mu s/byte$ . The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.

### **Erasure Characteristics**

The entire memory array of the AT27C020 is erased (all outputs read as VOH) after exposure to ultraviolet light at a wavelength of 2537Å. Complete erasure is assured after a minimum of 20 minutes exposure using 12,000 µW/cm² intensity lamps spaced one inch away from the chip. Minimum erast time for lamps at other intensity ratings can be calculated from the minimum integrated erasure dose of 15 W-sec/cm². To prevent unintentional erasure, an opaque label is recommended to cover the clear window on any UV erasable EPROM which will be subjected to continuous fluorescent indoor lighting or sunlight.

### **Block Diagram**



### **Absolute Maximum Ratings\***

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground2.0 V to +7.0 V <sup>(1)</sup>
Voltage on A9 with Respect to Ground2.0 V to +14.0 V <sup>(1)</sup>
VPP Supply Voltage with Respect to Ground2.0 V to +14.0 V <sup>(1)</sup>
Integrated UV Erase Dose7258 W•sec/cm <sup>2</sup>

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied.

Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### Notes

1. Minimum voltage is -0.6 V dc which may undershoot to -2.0 V for pulses of less than 20 ns. Maximum output pin voltage is  $V_{\rm CC}$  + 0.75 V dc which may overshoot to +7.0 V for pulses of less than 20 ns.

## **Operating Modes**

Mode \ Pin	CE	ŌĒ	PGM	Ai	VPP	Vcc	Outputs
Read	VIL	ViL	X <sup>(1)</sup>	Ai	X	Vcc	Dout
Output Disable	Х	VIH	X	X	Х	Vcc	High Z
Standby	ViH	Х	Х	X	X	Vcc	High Z
Rapid Program <sup>(2)</sup>	VIL	ViH	VIL	Ai	$V_{PP}$	Vcc	Din
PGM Verify	VIL	VIL	ViH	Ai	VPP	Vcc	Dout
PGM Inhibit	ViH	Х	Х	Х	V <sub>PP</sub>	Vcc	High Z
Product Identification <sup>(4)</sup>	VIL	VIL	x	A9=V <sub>H</sub> <sup>(3)</sup> A0=V <sub>iH</sub> or V <sub>IL</sub> A1-A17=V <sub>IL</sub>	Х	Vcc	Identification Code

Notes: 1. X can be VIL or VIH.

2. Refer to Programming characteristics.

3.  $V_H = 12.0 \pm 0.5 \text{ V}$ .

4. Two identifier bytes may be selected. All Ai inputs are held low (V<sub>IL</sub>), except A9 which is set to V<sub>H</sub> and A0 which is toggled low (V<sub>IL</sub>) to select the Manufacturer's Identification byte and high (V<sub>IH</sub>) to select the Device Code byte.

3-116 AT27C020

1074177 0008165 802 🚥

# D.C. and A.C. Operating Conditions for Read Operation

			AT27C020								
		-70	-85	-10	-12	-15	-20				
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C	.0°C - 70°C	0°C - 70°C				
Temperature	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C				
(Case)	Mil.			-55°C - 125°C	-55°C - 125°C	-55°C - 125°C	-55°C - 125°C				
Vcc Power Su	pply	5 V ± 10%	5 V ± 10%	5 V ± 10%	5 V ± 10%	5 V ± 10%	5 V ± 10%				

= Advance Information

# D.C. and Operating Characteristics for Read Operation

Symbol	Parameter	Condition		Min	Max	Units
lu	Input Load Current	V <sub>IN</sub> = 0 V to V <sub>CC</sub>	Com.,Ind.		±1	μА
inpar Load Ourient		1114 = 0 1 10 100	Mil.		±5	μΑ
ILO	Output Leakage Current	VOUT = 0 V to Voc	Com.,Ind.		±5	μΑ
	- Capat Esaltago Carron		Mil.		±10	μA
IPP1 (2)	VPP <sup>(1)</sup> Read/Standby Current	VPP = Vcc			10	μА
IsB	Vcc <sup>(1)</sup> Standby Current	I <sub>SB1</sub> (CMOS), $\overline{\text{CE}} = V_{\text{CC}} \pm 0.3 \text{ V}$			100	μА
		I <sub>SB2</sub> (TTL), $\overline{CE}$ = 2.0 to V <sub>CC</sub> +0.5 V	-		1	mA
lcc	Vcc Active-Current	$f = 5 \text{ MHz}, I_{OUT} = 0 \text{ mA},$	Com.		25	mA
	- Cortetto Carron	CE = VIL	Ind.,Mil.		30	mA
VIL	Input Low Voltage			-0.6	0.8	٧
V <sub>IH</sub>	Input High Voltage			2.0	Vcc+0.5	٧
Vol	Output Low Voltage	loL = 2.1 mA	,		.45	V
		loн = -100 μA		Vcc-0.	3	V
Voн	Output High Voltage	loн = -2.5 mA		3.5		V
		Іон = -400 μΑ		2.4		V

Notes: 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub>, and removed simultaneously or after V<sub>PP</sub>.

# A.C. Characteristics for Read Operation

		AT27C020														
				-7	70	-8	35		10	-1	2	-1	15	-2	20	
Symbol	Parameter	Condition		Min	Мах	Min	Max	Min	Мах	Min	Max	Min	Max	Min	Max	Units
tacc (3)	Address to Output Delay	CE = OE	Com., Ind.		70		85		100		120		150		200	ns
	Output Delay	= VIL	Mil.						100		120		150	-	200	ns
tce (2)		OE = VIL			70		85		100		120		150		200	ns
toE (2,3)	OE to Output Delay	CE = VIL			35		35		35		35		40		70	ns
t <sub>DF</sub> (4,5)	OE or CE High to Output Float				25		25		30		35		40		55	ns
tон	Output Hold from Address, CE or OE, whichever occurred fir	st		7		0		0		0		0		0		ns

Notes: 2, 3, 4, 5. - see AC Waveforms for Read Operation.

= Advance Information

1074177 0008166 749




3-117

<sup>2.</sup> Vpp may be connected directly to  $V_{\rm CC}$ , except during programming. The supply current would then be the sum of  $I_{\rm CC}$  and  $I_{\rm PP}$ .




# A.C. Waveforms for Read Operation (1)




### Notes:

- Timing measurement references are 0.8 V and 2.0 V. Input AC driving levels are 0.45 V and 2.4 V, unless otherwise specified.
- OE may be delayed up to t<sub>CE</sub>-t<sub>OE</sub> after the falling edge of CE without impact on t<sub>CE</sub>.
- OE may be delayed up to t<sub>ACC</sub>-t<sub>OE</sub> after the address is valid without impact on t<sub>ACC</sub>.
- This parameter is only sampled and is not 100% tested.
- Output float is defined as the point when data is no longer driven.

# Input Test Waveforms and Measurement Levels



### **Output Test Load**




## Pin Capacitance (f = 1 MHz, T = 25°C) (1)

	Тур	Max	Units	Conditions
Cin	4	8	pF	V <sub>IN</sub> = 0 V
Соит	8	12	pF	Vout = 0 V

Notes: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

# **Programming Waveforms** (1)



### Notes:

- 1. The Input Timing Reference is 0.8 V for  $V_{IL}$  and 2.0 V for  $V_{IH}. \label{eq:virial}$
- 2. t<sub>OE</sub> and t<sub>DFP</sub> are characteristics of the device but must be accommodated by the programmer.
- When programming the AT27C020 a 0.1-μF capacitor is required across V<sub>PP</sub> and ground to suppress spurious voltage transients.

3-118 AT27C020

**■ 1**074177 0008167 685 **■** 

## **D.C. Programming Characteristics**

 $T_A = 25 \pm 5^{\circ}C$ ,  $V_{CC} = 6.5 \pm 0.25 V$ ,  $V_{PP} = 13.0 \pm 0.25 V$ 

Sym-		Test	Li	mits	
bol	Parameter	Conditions	Min	Max	Units
<u>lu</u>	Input Load Current	VIN=VIL,VIH		10	μА
ViL	Input Low Level	(All Inputs)	-0.6	0.8	٧
VIH	Input High Level		2.0	V <sub>CC+</sub> 1	٧
VOL	Output Low Volt.	loL=2.1 mA		.45	٧
Voн	Output High Volt.	Іон≕-400 µА	2.4		V
lcc2	V <sub>CC</sub> Supply Curren (Program and Veri			40	mA
IPP2	V <sub>PP</sub> Supply Current	CE=PGM=V <sub>IL</sub>		20	mA
VID	A9 Product Identification Voltage		11.5	12.5	٧

## A.C. Programming Characteristics

 $T_A = 25 \pm 5^{\circ}C$ ,  $V_{CC} = 6.5 \pm 0.25 \text{ V}$ ,  $V_{PP} = 13.0 \pm 0.25 \text{ V}$ 

Sym- bol	Parameter	Test Conditions* (see Note 1)	<b>Li</b> Min	mits Max	Units
tas	Address Setup Tir	ne	2		μS
tces	CE Setup Time		2		μS
toes	OE Setup Time		2		μS
tos	Data Setup Time		2		μS
tan	Address Hold Time	e	0		μS
ton	Data Hold Time		2		μS
tDFP	OE High to Out- put Float Delay	(Note 2)	0	130	ns
tvps	V <sub>PP</sub> Setup Time		2		μs
tvcs	Vcc Setup Time		2		μS
tpw	PGM Program Pulse Width	(Note 3)	95	105	μS
toE	Data Valid from OF			150	ns

### \*A.C. Conditions of Test:

Input Rise and Fall Times (10% to 90%) 20 ns
Input Pulse Levels 0.45 V to 2.4 V
Input Timing Reference Level 0.8 V to 2.0 V
Output Timing Reference Level 0.8 V to 2.0 V

### Notes


- V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.
- This parameter is only sampled and is not 100% tested.
   Output Float is defined as the point where data is no longer driven see timing diagram.
- 3. Program Pulse width tolerance is 100  $\mu$ sec  $\pm$  5%.

# Atmel's 27C020 Integrated Product Identification Code

		Pins								Hex
Codes	A0	07	<b>O</b> 6	O5	04	03	02	01	00	Data
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	1	0	0	0	0	1	1	0	86

# **Rapid Programming Algorithm**

A 100  $\mu s$   $\overline{PGM}$  pulse width is used to program. The address is set to the first location.  $V_{CC}$  is raised to 6.5 V and Vpp is raised to 13.0 V. Each address is first programmed with one 100  $\mu s$   $\overline{PGM}$  pulse without verification. Then a verification / reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 100  $\mu s$  pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. Vpp is then lowered to 5.0 V and  $V_{CC}$  to 5.0 V. All bytes are read again and compared with the original data to determine if the device passes or fails.





3-119

1074177 0008168 511



# **Ordering Information**

= Advance Information

tacc (ns)	lcc Active	(mA) Standby	Ordering Code	Package	Operation Range
70	25	0.1	AT27C020-70DC AT27C020-70JC AT27C020-70LC AT27C020-70PC AT27C020-70TC	32DW6 32J 32LW 32P6 32T	Commercial (0°C to 70°C)
70	30	0.1	AT27C020-70DI AT27C020-70JI AT27C020-70LI AT27C020-70PI AT27C020-70TI	32DW6 , 32J 32LW 32P6 32T	Industrial (-40°C to 85°C)
85	25	0.1	AT27C020-85DC AT27C020-85JC AT27C020-85LC AT27C020-85PC AT27C020-85TC	32DW6 32J 32LW 32P6 32T	Commercial (0°C to 70°C)
85	30	0.1	AT27C020-85DI AT27C020-85JI AT27C020-85LI AT27C020-85PI AT27C020-85TI	32DW6 32J 32LW 32P6 32T	Industrial (-40°C to 85°C)
100	25	0.1	AT27C020-10DC AT27C020-10JC AT27C020-10LC AT27C020-10PC AT27C020-10TC	32DW6 32J 32LW 32P6 32T	Commercial (0°C to 70°C)
100	30	0.1	AT27C020-10DI AT27C020-10JI AT27C020-10LI AT27C020-10PI AT27C020-10TI	32DW6 32J 32LW 32P6 32T	Industrial (-40°C to 85°C)
			AT27C020-10DM AT27C020-10LM	32DW6 32LW	Military (-55°C to 125°C)
120	25	0.1	AT27C020-12DC AT27C020-12JC AT27C020-12LC AT27C020-12PC AT27C020-12TC	32DW6 32J 32LW 32P6 32T	Commercial (0°C to 70°C)
120	30	0.1	AT27C020-12DI AT27C020-12JI AT27C020-12LI AT27C020-12PI AT27C020-12TI	32DW6 32J 32LW 32P6 32T	Industrial (-40°C to 85°C)
			AT27C020-12DM AT27C020-12LM	32DW6 32LW	Military (-55°C to 125°C)

3-120 AT27C020 I

| 1074177 0008169 458 🗪

# **Ordering Information**

tACC	Icc (mA)				
(ns)	Active	Standby	Ordering Code	Package	Operation Range
150	25	0.1	AT27C020-15DC AT27C020-15JC AT27C020-15LC AT27C020-15PC AT27C020-15TC	32DW6 32J 32LW 32P6 32T	Commercial (0°C to 70°C)
150	30	0.1	AT27C020-15DI AT27C020-15JI AT27C020-15LI AT27C020-15PI AT27C020-15TI	32DW6 32J 32LW 32P6 32T	Industrial (-40°C to 85°C)
			AT27C020-15DM AT27C020-15LM	32DW6 32LW	Military (-55°C to 125°C)
200	25	0.1	AT27C020-20DC AT27C020-20JC AT27C020-20LC AT27C020-20PC	32DW6 32J 32LW 32P6	Commercial (0°C to 70°C)
200	30	0.1	AT27C020-20DI AT27C020-20JI AT27C020-20LI AT27C020-20PI	32DW6 32J 32LW 32P6	Industrial (-40°C to 85°C)
			AT27C020-20DM AT27C020-20LM	32DW6 32LW	Military (-55°C to 125°C)

Package Type						
32DW6	32 Lead, 0.600" Wide, Windowed, Ceramic Dual Inline Package (Cerdip)					
32J	32 Lead, Plastic J-Leaded Chip Carrier OTP (PLCC)					
32LW	32 Pad, Windowed, Ceramic Leadless Chip Carrier (LCC)					
32P6	32 Lead, 0.600" Wide, Plastic Dual Inline Package OTP (PDIP)					
32T	32 Lead, Plastic Thin Small Outline Package OTP (TSOP)					



3-121