

## Features

- Fast Read Access Time - 70 ns
- Low Power CMOS Operation
  - 100  $\mu$ A max. Standby
  - 25 mA max. Active at 5 MHz
- Wide Selection of JEDEC Standard Packages
  - 32-Lead 600-mil PDIP and Cerdip
  - 32-Pad PLCC and LCC
  - 32-Lead TSOP
- 5 V  $\pm$  10% Supply
- High Reliability CMOS Technology
  - 2,000 V ESD Protection
  - 200 mA Latchup Immunity
- Rapid Programming - 100  $\mu$ s/byte (typical)
- Two-Line Control
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Full Military, Commercial and Industrial Temperature Ranges

## Description

The AT27C020 is a low-power, high performance 2,097,152 bit Ultraviolet Erasable and Electrically Programmable Read Only Memory (EPROM) organized as 256K x 8 bits. It requires only one 5-V power supply in normal read mode operation. Any byte can be accessed in less than 70 ns, eliminating the need for speed reducing WAIT states on high performance microprocessor systems.

In read mode, the AT27C020 typically consumes 8 mA. Standby mode supply current is typically less than 10  $\mu$ A.

(continued)


**2 Megabit  
(256K x 8)  
UV  
Erasable  
CMOS  
EPROM**

3


## Pin Configurations

Pin Name	Function
A0-A17	Addresses
O0-O7	Outputs
CE	Chip Enable
OE	Output Enable
PGM	Program Strobe


CDIP, PDIP, Top View



LCC, PLCC Top View



TSOP Top View  
Type 1



## Description (Continued)

The AT27C020 comes in a choice of industry standard JEDEC-approved packages including: one time programmable (OTP) plastic PDIP, PLCC, and TSOP, as well as windowed ceramic Cerdip and LCC. All devices feature two-line control ( $\overline{CE}$ ,  $\overline{OE}$ ) to give designers the flexibility to prevent bus contention.


With high density 256K byte storage capability, the AT27C020 allow firmware to be stored reliably and to be accessed by the system without the delays of mass storage media.

Atmel's 27C020 have additional features to ensure high quality and efficient production use. The Rapid Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100  $\mu$ s/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.

## Erase Characteristics

The entire memory array of the AT27C020 is erased (all outputs read as  $V_{OH}$ ) after exposure to ultraviolet light at a wavelength of 2537Å. Complete erasure is assured after a minimum of 20 minutes exposure using 12,000  $\mu$ W/cm<sup>2</sup> intensity lamps spaced one inch away from the chip. Minimum erase time for lamps at other intensity ratings can be calculated from the minimum integrated erasure dose of 15 W-sec/cm<sup>2</sup>. To prevent unintentional erasure, an opaque label is recommended to cover the clear window on any UV erasable EPROM which will be subjected to continuous fluorescent indoor lighting or sunlight.

## Block Diagram



## Absolute Maximum Ratings\*

Temperature Under Bias .....	-55°C to +125°C
Storage Temperature.....	-65°C to +150°C
Voltage on Any Pin with Respect to Ground.....	-2.0 V to +7.0 V <sup>(1)</sup>
Voltage on A9 with Respect to Ground .....	-2.0 V to +14.0 V <sup>(1)</sup>
VPP Supply Voltage with Respect to Ground.....	-2.0 V to +14.0 V <sup>(1)</sup>
Integrated UV Erase Dose .....	7258 W-sec/cm <sup>2</sup>

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### Notes:

1. Minimum voltage is -0.6 V dc which may undershoot to -2.0 V for pulses of less than 20 ns. Maximum output pin voltage is  $V_{CC} + 0.75$  V dc which may overshoot to +7.0 V for pulses of less than 20 ns.

## Operating Modes


Mode \ Pin	$\overline{CE}$	$\overline{OE}$	PGM	Ai	VPP	VCC	Outputs
Read	$V_{IL}$	$V_{IL}$	X <sup>(1)</sup>	Ai	X	$V_{CC}$	DOUT
Output Disable	X	$V_{IH}$	X	X	X	$V_{CC}$	High Z
Standby	$V_{IH}$	X	X	X	X	$V_{CC}$	High Z
Rapid Program <sup>(2)</sup>	$V_{IL}$	$V_{IH}$	$V_{IL}$	Ai	VPP	$V_{CC}$	DIN
PGM Verify	$V_{IL}$	$V_{IL}$	$V_{IH}$	Ai	VPP	$V_{CC}$	DOUT
PGM Inhibit	$V_{IH}$	X	X	X	VPP	$V_{CC}$	High Z
Product Identification <sup>(4)</sup>	$V_{IL}$	$V_{IL}$	X	A9= $V_{IH}$ <sup>(3)</sup> A0= $V_{IH}$ or $V_{IL}$ A1-A17= $V_{IL}$	X	$V_{CC}$	Identification Code

- Notes: 1. X can be  $V_{IL}$  or  $V_{IH}$ .  
2. Refer to Programming characteristics.  
3.  $V_{IH} = 12.0 \pm 0.5$  V.

4. Two identifier bytes may be selected. All Ai inputs are held low ( $V_{IL}$ ), except A9 which is set to  $V_{IH}$  and A0 which is toggled low ( $V_{IL}$ ) to select the Manufacturer's Identification byte and high ( $V_{IH}$ ) to select the Device Code byte.

**D.C. and A.C. Operating Conditions for Read Operation**

		AT27C020					
		-70	-85	-10	-12	-15	-20
Operating Temperature (Case)	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C
	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
	Mil.			-55°C - 125°C	-55°C - 125°C	-55°C - 125°C	-55°C - 125°C
V <sub>CC</sub> Power Supply		5 V ± 10%	5 V ± 10%	5 V ± 10%	5 V ± 10%	5 V ± 10%	5 V ± 10%

 = Advance Information

**3**
**D.C. and Operating Characteristics for Read Operation**

Symbol	Parameter	Condition	Min	Max	Units
I <sub>LI</sub>	Input Load Current	V <sub>IN</sub> = 0 V to V <sub>CC</sub>	Com., Ind.	±1	μA
			Mil.	±5	μA
I <sub>LO</sub>	Output Leakage Current	V <sub>OUT</sub> = 0 V to V <sub>CC</sub>	Com., Ind.	±5	μA
			Mil.	±10	μA
I <sub>PP1</sub> (2)	V <sub>PP</sub> (1) Read/Standby Current	V <sub>PP</sub> = V <sub>CC</sub>		10	μA
I <sub>SB</sub>	V <sub>CC</sub> (1) Standby Current	I <sub>SB1</sub> (CMOS), $\overline{CE} = V_{CC} \pm 0.3$ V		100	μA
		I <sub>SB2</sub> (TTL), $\overline{CE} = 2.0$ to V <sub>CC</sub> +0.5 V		1	mA
I <sub>CC</sub>	V <sub>CC</sub> Active-Current	f = 5 MHz, I <sub>OUT</sub> = 0 mA, $\overline{CE} = V_{IL}$	Com.	25	mA
			Ind., Mil.	30	mA
V <sub>IL</sub>	Input Low Voltage		-0.6	0.8	V
V <sub>IH</sub>	Input High Voltage		2.0	V <sub>CC</sub> +0.5	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1 mA		.45	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -100 μA		V <sub>CC</sub> -0.3	V
		I <sub>OH</sub> = -2.5 mA		3.5	V
		I <sub>OH</sub> = -400 μA		2.4	V


Notes: 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>pp</sub>, and removed simultaneously or after V<sub>pp</sub>.

2. V<sub>pp</sub> may be connected directly to V<sub>CC</sub>, except during programming. The supply current would then be the sum of I<sub>CC</sub> and I<sub>pp</sub>.

**A.C. Characteristics for Read Operation**


			AT27C020										Units		
			-70		-85		-10		-12		-15			-20	
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		Min	Max
t <sub>ACC</sub> (3)	Address to Output Delay	$\overline{CE} = \overline{OE}$ = V <sub>IL</sub>	70	85	100	120	150	200	200	ns					
		Com., Ind. Mil.													
t <sub>CE</sub> (2)	$\overline{CE}$ to Output Delay	$\overline{OE} = V_{IL}$	70	85	100	120	150	200	200	ns					
t <sub>OE</sub> (2,3)	$\overline{OE}$ to Output Delay	$\overline{CE} = V_{IL}$	35	35	35	35	40	70	70	ns					
t <sub>DF</sub> (4,5)	$\overline{OE}$ or $\overline{CE}$ High to Output Float		25	25	30	35	40	55	55	ns					
t <sub>OH</sub>	Output Hold from Address, $\overline{CE}$ or $\overline{OE}$ , whichever occurred first		7	0	0	0	0	0	0	ns					

Notes: 2, 3, 4, 5. - see AC Waveforms for Read Operation.

 = Advance Information




## A.C. Waveforms for Read Operation <sup>(1)</sup>



### Notes:


1. Timing measurement references are 0.8 V and 2.0 V. Input AC driving levels are 0.45 V and 2.4 V, unless otherwise specified.
2. OE may be delayed up to  $t_{CE-tOE}$  after the falling edge of CE without impact on  $t_{CE}$ .
3. OE may be delayed up to  $t_{ACC-tOE}$  after the address is valid without impact on  $t_{ACC}$ .
4. This parameter is only sampled and is not 100% tested.
5. Output float is defined as the point when data is no longer driven.

## Input Test Waveforms and Measurement Levels



$t_R, t_F < 20$  ns (10% to 90%)

## Output Test Load




Note:  $C_L = 100$  pF including jig capacitance.

## Pin Capacitance ( $f = 1$ MHz, $T = 25^\circ\text{C}$ ) <sup>(1)</sup>

	Typ	Max	Units	Conditions
$C_{IN}$	4	8	pF	$V_{IN} = 0$ V
$C_{OUT}$	8	12	pF	$V_{OUT} = 0$ V

Notes: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

## Programming Waveforms <sup>(1)</sup>



### Notes:

1. The Input Timing Reference is 0.8 V for  $V_{IL}$  and 2.0 V for  $V_{IH}$ .
2.  $t_{OE}$  and  $t_{DFP}$  are characteristics of the device but must be accommodated by the programmer.
3. When programming the AT27C020 a 0.1- $\mu\text{F}$  capacitor is required across  $V_{PP}$  and ground to suppress spurious voltage transients.

## D.C. Programming Characteristics

$T_A = 25 \pm 5^\circ\text{C}$ ,  $V_{CC} = 6.5 \pm 0.25\text{ V}$ ,  $V_{PP} = 13.0 \pm 0.25\text{ V}$

Sym- bol	Parameter	Test Conditions	Limits		Units
			Min	Max	
$I_{LI}$	Input Load Current	$V_{IN}=V_{IL}, V_{IH}$		10	$\mu\text{A}$
$V_{IL}$	Input Low Level	(All Inputs)	-0.6	0.8	V
$V_{IH}$	Input High Level		2.0	$V_{CC}+1$	V
$V_{OL}$	Output Low Volt.	$I_{OL}=2.1\text{ mA}$		.45	V
$V_{OH}$	Output High Volt.	$I_{OH}=-400\text{ }\mu\text{A}$	2.4		V
$I_{CC2}$	$V_{CC}$ Supply Current (Program and Verify)			40	mA
$I_{PP2}$	$V_{PP}$ Supply Current	$\overline{CE}=\overline{PGM}=V_{IL}$		20	mA
$V_{ID}$	A9 Product Identification Voltage		11.5	12.5	V

## A.C. Programming Characteristics

$T_A = 25 \pm 5^\circ\text{C}$ ,  $V_{CC} = 6.5 \pm 0.25\text{ V}$ ,  $V_{PP} = 13.0 \pm 0.25\text{ V}$

Sym- bol	Parameter	Test Conditions*	Limits		Units
		(see Note 1)	Min	Max	
$t_{AS}$	Address Setup Time		2		$\mu\text{s}$
$t_{CES}$	$\overline{CE}$ Setup Time		2		$\mu\text{s}$
$t_{OES}$	$\overline{OE}$ Setup Time		2		$\mu\text{s}$
$t_{DS}$	Data Setup Time		2		$\mu\text{s}$
$t_{AH}$	Address Hold Time		0		$\mu\text{s}$
$t_{DH}$	Data Hold Time		2		$\mu\text{s}$
$t_{DFP}$	$\overline{OE}$ High to Out- put Float Delay	(Note 2)	0	130	ns
$t_{VPS}$	$V_{PP}$ Setup Time		2		$\mu\text{s}$
$t_{VCS}$	$V_{CC}$ Setup Time		2		$\mu\text{s}$
$t_{PW}$	PGM Program Pulse Width	(Note 3)	95	105	$\mu\text{s}$
$t_{OE}$	Data Valid from $\overline{OE}$			150	ns

### \*A.C. Conditions of Test:

Input Rise and Fall Times (10% to 90%) ..... 20 ns  
 Input Pulse Levels ..... 0.45 V to 2.4 V  
 Input Timing Reference Level ..... 0.8 V to 2.0 V  
 Output Timing Reference Level ..... 0.8 V to 2.0 V

### Notes:

- $V_{CC}$  must be applied simultaneously or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ .
- This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven — see timing diagram.
- Program Pulse width tolerance is  $100\text{ }\mu\text{sec} \pm 5\%$ .


## Atmel's 27C020 Integrated Product Identification Code

Codes	Pins								Hex Data
	A0	O7	O6	O5	O4	O3	O2	O1	O0
Manufacturer	0	0	0	0	1	1	1	1	0
Device Type	1	1	0	0	0	0	1	1	0

3


## Rapid Programming Algorithm

A  $100\text{ }\mu\text{s}$  PGM pulse width is used to program. The address is set to the first location.  $V_{CC}$  is raised to 6.5 V and  $V_{PP}$  is raised to 13.0 V. Each address is first programmed with one  $100\text{ }\mu\text{s}$  PGM pulse without verification. Then a verification / reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive  $100\text{ }\mu\text{s}$  pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked.  $V_{PP}$  is then lowered to 5.0 V and  $V_{CC}$  to 5.0 V. All bytes are read again and compared with the original data to determine if the device passes or fails.





## Ordering Information

 = Advance Information

tACC (ns)	Icc (mA)		Ordering Code	Package	Operation Range
	Active	Standby			
70	25	0.1	AT27C020-70DC AT27C020-70JC AT27C020-70LC AT27C020-70PC AT27C020-70TC	32DW6 32J 32LW 32P6 32T	Commercial (0°C to 70°C)
70	30	0.1	AT27C020-70DI AT27C020-70JI AT27C020-70LI AT27C020-70PI AT27C020-70TI	32DW6 32J 32LW 32P6 32T	Industrial (-40°C to 85°C)
85	25	0.1	AT27C020-85DC AT27C020-85JC AT27C020-85LC AT27C020-85PC AT27C020-85TC	32DW6 32J 32LW 32P6 32T	Commercial (0°C to 70°C)
85	30	0.1	AT27C020-85DI AT27C020-85JI AT27C020-85LI AT27C020-85PI AT27C020-85TI	32DW6 32J 32LW 32P6 32T	Industrial (-40°C to 85°C)
100	25	0.1	AT27C020-10DC AT27C020-10JC AT27C020-10LC AT27C020-10PC AT27C020-10TC	32DW6 32J 32LW 32P6 32T	Commercial (0°C to 70°C)
100	30	0.1	AT27C020-10DI AT27C020-10JI AT27C020-10LI AT27C020-10PI AT27C020-10TI	32DW6 32J 32LW 32P6 32T	Industrial (-40°C to 85°C)
			AT27C020-10DM AT27C020-10LM	32DW6 32LW	Military (-55°C to 125°C)
120	25	0.1	AT27C020-12DC AT27C020-12JC AT27C020-12LC AT27C020-12PC AT27C020-12TC	32DW6 32J 32LW 32P6 32T	Commercial (0°C to 70°C)
120	30	0.1	AT27C020-12DI AT27C020-12JI AT27C020-12LI AT27C020-12PI AT27C020-12TI	32DW6 32J 32LW 32P6 32T	Industrial (-40°C to 85°C)
			AT27C020-12DM AT27C020-12LM	32DW6 32LW	Military (-55°C to 125°C)

**Ordering Information**

t <sub>ACC</sub> (ns)	I <sub>CC</sub> (mA)		Ordering Code	Package	Operation Range
	Active	Standby			
150	25	0.1	AT27C020-15DC AT27C020-15JC AT27C020-15LC AT27C020-15PC AT27C020-15TC	32DW6 32J 32LW 32P6 32T	Commercial (0°C to 70°C)
150	30	0.1	AT27C020-15DI AT27C020-15JI AT27C020-15LI AT27C020-15PI AT27C020-15TI	32DW6 32J 32LW 32P6 32T	Industrial (-40°C to 85°C)
			AT27C020-15DM AT27C020-15LM	32DW6 32LW	Military (-55°C to 125°C)
200	25	0.1	AT27C020-20DC AT27C020-20JC AT27C020-20LC AT27C020-20PC	32DW6 32J 32LW 32P6	Commercial (0°C to 70°C)
200	30	0.1	AT27C020-20DI AT27C020-20JI AT27C020-20LI AT27C020-20PI	32DW6 32J 32LW 32P6	Industrial (-40°C to 85°C)
			AT27C020-20DM AT27C020-20LM	32DW6 32LW	Military (-55°C to 125°C)

**3**

Package Type	
<b>32DW6</b>	32 Lead, 0.600" Wide, Windowed, Ceramic Dual Inline Package (Cerdip)
<b>32J</b>	32 Lead, Plastic J-Leaded Chip Carrier OTP (PLCC)
<b>32LW</b>	32 Pad, Windowed, Ceramic Leadless Chip Carrier (LCC)
<b>32P6</b>	32 Lead, 0.600" Wide, Plastic Dual Inline Package OTP (PDIP)
<b>32T</b>	32 Lead, Plastic Thin Small Outline Package OTP (TSOP)

