

Features

- Fast Read Access Time - 90 ns
- Low Power CMOS Operation
 - 100 μ A max. Standby
 - 20 mA max. Active at 5 MHz
- Wide Selection of JEDEC Standard Packages
 - 28-Lead 600-mil Cerdip and OTP Plastic DIP, SOIC, or TSOP
 - 32-Pad LCC, 32-Lead JLCC and OTP PLCC
- 5 V $\pm$ 10% Supply
- High Reliability CMOS Technology
 - 2000 V ESD Protection
 - 200 mA Latchup Immunity
- Rapid Programming - 100 μ s/byte (typical)
- Two-Line Control
- CMOS and TTL Compatible Inputs and Outputs
- Integrated Product Identification Code
- Military, Commercial and Industrial Temperature Ranges

Description

The AT27C512R chip is a low-power, high performance 524,288 bit Ultraviolet Erasable and Electrically Programmable Read Only Memory (EPROM) organized 64K x 8. It requires only one 5 V power supply in normal read mode operation. Any byte can be accessed in less than 90 ns, eliminating the need for speed reducing WAIT states on high performance micro-processor systems.

Atmel's scaled CMOS technology provides high speed, lower active power consumption, and significantly faster programming. Power consumption is typically only 8 mA in Active Mode and less than 10 μ A in Standby.


512K (64K x 8)
UV
Erasable
CMOS
EPROM

4


Pin Configurations

Pin Name	Function
A0-A15	Addresses
O0-O7	Outputs
CE	Chip Enable
OE/Vpp	Output Enable
NC	No Connect


CDIP, PDIP, SOIC Top



LCC, JLCC, PLCC Top



TSOP Top View
Type 1



Note: PLCC Package Pins 1 and 17 are DON'T CONNECT.



Description (Continued)

The AT27C512R comes in a choice of industry standard JEDEC-approved packages including; 28-pin windowed ceramic DIP, 28-pin one time programmable (OTP) plastic DIP, 28-pin OTP gull-wing small outline IC (SOIC), 28-pin OTP thin small outline package (TSOP), 32-pad windowed ceramic leadless chip carrier (LCC), 32-lead windowed J-leaded chip carrier (JLCC), and 32-lead OTP plastic J-leaded chip carrier (PLCC). All devices feature two line control ($\overline{CE}$, $\overline{OE}$) to give designers the flexibility to prevent bus contention.


With high density 64K byte storage capability, the AT27C512R allows firmware to be stored reliably and to be accessed by the system without the delays of mass storage media.

Atmel's 27C512R has additional features to ensure high quality and efficient production use. The Rapid Programming Algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 100 μ s/byte. The Integrated Product Identification Code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.

Erase Characteristics

The entire memory array of the AT27C512R is erased (all outputs read as V_{OH}) after exposure to ultraviolet light at a wavelength of 2537Å. Complete erasure is assured after a minimum of 20 minutes exposure using 12,000 μ W/cm² intensity lamps spaced one inch away from the chip. Minimum erase time for lamps at other intensity ratings can be calculated from the minimum integrated erasure dose of 15 W-sec/cm². To prevent unintentional erasure, an opaque label is recommended to cover the clear window on any UV erasable EPROM which will be subjected to continuous fluorescent indoor lighting or sunlight.

Block Diagram



Absolute Maximum Ratings*

Temperature Under Bias	-55°C to +125°C
Storage Temperature	-65°C to +150°C
Voltage on Any Pin with Respect to Ground	-2.0 V to +7.0 V ⁽¹⁾
Voltage on A9 with Respect to Ground	-2.0 V to +14.0 V ⁽¹⁾
Vpp Supply Voltage with Respect to Ground	-2.0 V to +14.0 V ⁽¹⁾
Integrated UV Erase Dose	7258 W-sec/cm ²

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Notes:

1. Minimum voltage is -0.6 V dc which may undershoot to -2.0 V for pulses of less than 20 ns. Maximum output pin voltage is $V_{CC}+0.75$ V dc which may overshoot to +7.0 V for pulses of less than 20 ns.

Operating Modes

Mode \ Pin	$\overline{CE}$	$\overline{OE}/V_{PP}$	Ai	Vcc	Outputs
Read	V _{IL}	V _{IL}	Ai	Vcc	DOUT
Output Disable	V _{IL}	V _{IH}	X ⁽¹⁾	Vcc	High Z
Standby	V _{IH}	X	X	Vcc	High Z
Rapid Program ⁽²⁾	V _{IL}	Vpp	Ai	Vcc	DIN
PGM Verify	V _{IL}	V _{IL}	Ai	Vcc	DOUT
PGM Inhibit	V _{IH}	Vpp	X	Vcc	High Z
Product Identification ⁽⁴⁾	V _{IL}	V _{IL}	A9=V _H ⁽³⁾ A0=V _{IH} or V _{IL} A1-A15=V _{IL}	Vcc	Identification Code

- Notes:
1. X can be V_{IL} or V_{IH}.
 2. Refer to Programming characteristics.
 3. V_H = 12.0 $\pm$ 0.5 V.

4. Two identifier bytes may be selected. All Ai inputs are held low (V_{IL}), except A9 which is set to V_H and A0 which is toggled low (V_{IL}) to select the Manufacturer's Identification byte and high (V_{IH}) to select the Device Code byte.

D.C. and A.C. Operating Conditions for Read Operation

AT27C512R						
		-90	-12	-15	-20	-25
Operating Temperature (Case)	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C
	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
	Mil.	-55°C - 125°C	-55°C - 125°C	-55°C - 125°C	-55°C - 125°C	-55°C - 125°C
V _{CC} Power Supply		5 V ± 10%	5 V ± 10%	5 V ± 10%	5 V ± 10%	5 V ± 10%

4
D.C. and Operating Characteristics for Read Operation

Symbol	Parameter	Condition	Min	Max	Units
I _{LI}	Input Load Current	V _{IN} = -0.1 V to V _{CC} +1 V		10	μA
I _{LO}	Output Leakage Current	V _{OUT} = -0.1 V to V _{CC} +0.1 V		10	μA
I _{SB}	V _{CC} ⁽¹⁾ Standby Current	I _{SB1} (CMOS)	Com.	100	μA
		CE = V _{CC} -0.3 to V _{CC} +1.0 V	Ind.,Mil.	200	μA
		I _{SB2} (TTL)	Com.	1	mA
		CE = 2.0 to V _{CC} +1.0 V	Ind.,Mil.	2	mA
I _{CC}	V _{CC} Active Current	f = 5 MHz, I _{OUT} = 0 mA, CE = V _{IL}	Com.	20	mA
			Ind.,Mil.	25	mA
V _{IL}	Input Low Voltage		-0.6	0.8	V
V _{IH}	Input High Voltage		2.0	V _{CC} +0.75	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA		.45	V
V _{OH}	Output High Voltage	I _{OH} = -100 μA		V _{CC} -0.3	V
		I _{OH} = -2.5 mA		3.5	V
		I _{OH} = -400 μA		2.4	V

Notes: 1. V_{CC} must be applied simultaneously or before $\overline{OE}/V_{PP}$, and removed simultaneously or after $\overline{OE}/V_{PP}$.

A.C. Characteristics for Read Operation

			AT27C512R										Units
			-90		-12		-15		-20		-25		
Symbol	Parameter	Condition	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
tACC ⁽⁴⁾	Address to Output Delay	$\overline{CE} = \overline{OE}/V_{PP}$ = V _{IL}	90		120		150		200		250		ns
tCE ⁽³⁾	$\overline{CE}$ to Output Delay	$\overline{OE}/V_{PP} = V_{IL}$	90		120		150		200		250		ns
tOE ^(3,4)	$\overline{OE}/V_{PP}$ to Output Delay	$\overline{CE} = V_{IL}$	40		50		60		75		100		ns
tDF ^(2,5)	$\overline{OE}/V_{PP}$ or $\overline{CE}$ High to Output Float	$\overline{CE} = V_{IL}$	30		30		50		55		60		ns
tOH	Output Hold from Address, $\overline{CE}$ or $\overline{OE}/V_{PP}$, whichever occurred first	$\overline{CE} = \overline{OE}/V_{PP}$ = V _{IL}	0		0		0		0		0		ns

Notes: 2, 3, 4, 5. - see AC Waveforms for Read Operation.



D.C. Programming Characteristics

$T_A = 25 \pm 5^\circ\text{C}$, $V_{CC} = 6.5 \pm 0.25\text{V}$, $\overline{\text{OE}}/V_{PP} = 13.0 \pm 0.25\text{V}$

Sym- bol	Parameter	Test Conditions	Limits		Units
			Min	Max	
I_{LI}	Input Load Current	$V_{IN}=V_{IL}, V_{IH}$		10	μA
V_{IL}	Input Low Level	(All Inputs)	-0.6	0.8	V
V_{IH}	Input High Level		2.0	$V_{CC}+1$	V
V_{OL}	Output Low Volt.	$I_{OL}=2.1\text{ mA}$		.45	V
V_{OH}	Output High Volt.	$I_{OH}=-400\text{ }\mu\text{A}$	2.4		V
I_{CC2}	V_{CC} Supply Current (Program and Verify)			25	mA
I_{PP2}	$\overline{\text{OE}}/V_{PP}$ Current	$\overline{\text{CE}}=V_{IL}$		25	mA
V_{ID}	A9 Product Identification Voltage		11.5	12.5	V

A.C. Programming Characteristics

$T_A = 25 \pm 5^\circ\text{C}$, $V_{CC} = 6.5 \pm 0.25\text{V}$, $\overline{\text{OE}}/V_{PP} = 13.0 \pm 0.25\text{V}$

Sym- bol	Parameter	Test Conditions* (see Note 1)	Limits		Units
			Min	Max	
t_{AS}	Address Setup Time		2		μs
t_{OES}	$\overline{\text{OE}}/V_{PP}$ Setup Time		2		μs
t_{OEH}	$\overline{\text{OE}}/V_{PP}$ Hold Time		2		μs
t_{DS}	Data Setup Time		2		μs
t_{AH}	Address Hold Time		0		μs
t_{DH}	Data Hold Time		2		μs
t_{DFP}	$\overline{\text{CE}}$ High to Out- put Float Delay	(Note 2)	0	130	ns
t_{VCS}	V_{CC} Setup Time		2		μs
t_{PW}	$\overline{\text{CE}}$ Program Pulse Width	(Note 3)	95	105	μs
t_{DV}	Data Valid from $\overline{\text{CE}}$	(Note 2)		1	μs
t_{VR}	$\overline{\text{OE}}/V_{PP}$ Recovery Time		2		μs
t_{PRT}	$\overline{\text{OE}}/V_{PP}$ Pulse Rise Time During Programming		50		ns

*A.C. Conditions of Test:

Input Rise and Fall Times (10% to 90%) 20 ns
 Input Pulse Levels 0.45 V to 2.4 V
 Input Timing Reference Level 0.8 V to 2.0 V
 Output Timing Reference Level 0.8 V to 2.0 V

Notes:


- V_{CC} must be applied simultaneously or before $\overline{\text{OE}}/V_{PP}$ and removed simultaneously or after $\overline{\text{OE}}/V_{PP}$.
- This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven — see timing diagram.
- Program Pulse width tolerance is $100\text{ }\mu\text{sec} \pm 5\%$.

Atmel's 27C512R Integrated Product Identification Code

Codes	Pins									Hex Data
	A0	O7	O6	O5	O4	O3	O2	O1	O0	
Manufacturer	0	0	0	0	1	1	1	1	0	1E
Device Type	1	0	0	0	0	1	1	0	1	0D

Rapid Programming Algorithm

A $100\text{ }\mu\text{s}$ $\overline{\text{CE}}$ pulse width is used to program. The address is set to the first location. V_{CC} is raised to 6.5V and $\overline{\text{OE}}/V_{PP}$ is raised to 13.0 V. Each address is first programmed with one $100\text{ }\mu\text{s}$ $\overline{\text{CE}}$ pulse without verification. Then a verification/reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive $100\text{ }\mu\text{s}$ pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. $\overline{\text{OE}}/V_{PP}$ is then lowered to V_{IL} and V_{CC} to 5.0 V. All bytes are read again and compared with the original data to determine if the device passes or fails.



Ordering Information

t _{acc} (ns)	I _{cc} (mA)		Ordering Code	Package	Operation Range
	Active	Standby			
90	20	0.1	AT27C512R-90DC AT27C512R-90JC AT27C512R-90KC AT27C512R-90LC AT27C512R-90PC AT27C512R-90RC	28DW6 32J 32KW 32LW 28P6 28R	Commercial (0°C to 70°C)
90	25	0.2	AT27C512R-90DI AT27C512R-90JI AT27C512R-90KI AT27C512R-90LI AT27C512R-90PI AT27C512R-90RI	28DW6 32J 32KW 32LW 28P6 28R	Industrial (-40°C to 85°C)
			AT27C512R-90DM AT27C512R-90KM AT27C512R-90LM	28DW6 32KW 32LW	Military (-55°C to 125°C)
120	20	0.1	AT27C512R-12DC AT27C512R-12JC AT27C512R-12KC AT27C512R-12LC AT27C512R-12PC AT27C512R-12RC	28DW6 32J 32KW 32LW 28P6 28R	Commercial (0°C to 70°C)
120	25	0.2	AT27C512R-12DI AT27C512R-12JI AT27C512R-12KI AT27C512R-12LI AT27C512R-12PI AT27C512R-12RI	28DW6 32J 32KW 32LW 28P6 28R	Industrial (-40°C to 85°C)
			AT27C512R-12DM AT27C512R-12KM AT27C512R-12LM	28DW6 32KW 32LW	Military (-55°C to 125°C)
			AT27C512R-12DM/883 AT27C512R-12KM/883 AT27C512R-12LM/883	28DW6 32KW 32LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)
150	20	0.1	AT27C512R-15DC AT27C512R-15JC AT27C512R-15KC AT27C512R-15LC AT27C512R-15PC AT27C512R-15RC	28DW6 32J 32KW 32LW 28P6 28R	Commercial (0°C to 70°C)
150	25	0.2	AT27C512R-15DI AT27C512R-15JI AT27C512R-15KI AT27C512R-15LI AT27C512R-15PI AT27C512R-15RI	28DW6 32J 32KW 32LW 28P6 28R	Industrial (-40°C to 85°C)
			AT27C512R-15DM AT27C512R-15KM AT27C512R-15LM	28DW6 32KW 32LW	Military (-55°C to 125°C)

Ordering Information

tACC (ns)	Icc (mA)		Ordering Code	Package	Operation Range
	Active	Standby			
150	25	0.2	AT27C512R-15DM/883 AT27C512R-15KM/883 AT27C512R-15LM/883	28DW6 32KW 32LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)
200	20	0.1	AT27C512R-20DC AT27C512R-20JC AT27C512R-20KC AT27C512R-20LC AT27C512R-20PC AT27C512R-20RC	28DW6 32J 32KW 32LW 28P6 28R	Commercial (0°C to 70°C)
200	25	0.2	AT27C512R-20DI AT27C512R-20JI AT27C512R-20KI AT27C512R-20LI AT27C512R-20PI AT27C512R-20RI	28DW6 32J 32KW 32LW 28P6 28R	Industrial (-40°C to 85°C)
			AT27C512R-20DM AT27C512R-20KM AT27C512R-20LM	28DW6 32KW 32LW	Military (-55°C to 125°C)
			AT27C512R-20DM/883 AT27C512R-20KM/883 AT27C512R-20LM/883	28DW6 32KW 32LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)
250	20	0.1	AT27C512R-25DC AT27C512R-25JC AT27C512R-25KC AT27C512R-25LC AT27C512R-25PC AT27C512R-25RC	28DW6 32J 32KW 32LW 28P6 28R	Commercial (0°C to 70°C)
250	25	0.2	AT27C512R-25DI AT27C512R-25JI AT27C512R-25KI AT27C512R-25LI AT27C512R-25PI AT27C512R-25RI	28DW6 32J 32KW 32LW 28P6 28R	Industrial (-40°C to 85°C)
			AT27C512R-25DM AT27C512R-25KM AT27C512R-25LM	28DW6 32KW 32LW	Military (-55°C to 125°C)
			AT27C512R-25DM/883 AT27C512R-25KM/883 AT27C512R-25LM/883	28DW6 32KW 32LW	Military/883C Class B, Fully Compliant (-55°C to 125°C)
120	25	0.2	5962-87648 04 XX 5962-87648 04 YX 5962-87648 04 ZX	28DW6 32LW 32KW	Military/883C Class B, Fully Compliant (-55°C to 125°C)
150	25	0.2	5962-87648 01 XX 5962-87648 01 YX 5962-87648 01 ZX	28DW6 32LW 32KW	Military/883C Class B, Fully Compliant (-55°C to 125°C)
200	25	0.2	5962-87648 02 XX 5962-87648 02 YX 5962-87648 02 ZX	28DW6 32LW 32KW	Military/883C Class B, Fully Compliant (-55°C to 125°C)





Ordering Information

t _{ACC} (ns)	I _{CC} (mA)		Ordering Code	Package	Operation Range
	Active	Standby			
250	25	0.2	5962-87648 03 XX 5962-87648 03 YX 5962-87648 03 ZX	28DW6 32LW 32KW	Military/883C Class B, Fully Compliant (-55°C to 125°C)

t _{ACC} (ns)	I _{CC} (mA)		Ordering Code	Package	Operation Range
	Active	Standby			
90	20	0.1	AT27C512R-90TC	28T	Commercial (0° to 70°C)
120	20	0.1	AT27C512R-120TC	28T	Commercial (0° to 70°C)
150	20	0.1	AT27C512R-150TC	28T	Commercial (0° to 70°C)

Package Type	
28DW6	28 Lead, 0.600" Wide, Windowed, Ceramic Dual Inline Package (Cerdip)
32J	32 Lead, Plastic J-Leaded Chip Carrier OTP (PLCC)
32KW	32 Lead, Windowed, Ceramic J-Leaded Chip Carrier (JLCC)
32LW	32 Pad, Windowed, Ceramic Leadless Chip Carrier (LCC)
28P6	28 Lead, 0.600" Wide, Plastic Dual Inline Package OTP (PDIP)
28R	28 Lead, 0.330" Wide, Plastic Gull Wing Small Outline OTP (SOIC)
28T	28 Lead, Thin Small Outline Package OTP (TSOP)