64K (8K x 8)

High Speed

CMOS

F²PROM

Features

- · Fast Read Access Time 55 ns
- Automatic Page Write Operation

Internal Address and Data Latches for 32 Bytes

Internal Control Timer

- Fast Write Cycle Times
 Maximum Page Write Cycle Time: 2 ms
 1 to 32 Byte Page Write Operation
- Low Power Dissipation
 80 mA Active Current
 100 μA CMOS Standby Current (28HC64L)
- Direct Microprocessor Control DATA Polling
- High Reliability CMOS Technology Endurance: 10⁴ or 10⁵ Cycles Data Retention: 10 years
- Single 5 V ± 10% Supply
- CMOS and TTL Compatible Inputs and Outputs
- JEDEC Approved Byte-Wide Pinout
- Full Military, Commercial, and Industrial Temperature Ranges

Description

The AT28HC64/L is a high-speed, low-power Electrically Erasable and Programmable Read Only Memory. Its 64K of memory is organized as 8,192 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 55 ns with power dissipation of just 440mW. When the device is deselected the standby current is less than 100 μA .

The AT28HC64/L is accessed like a Static RAM for the read or write cycles without the need for external components. The device contains a 32-byte page register to allow writing of up to 32 bytes simultaneously. During a write cycle, the addresses and 1 to 32 bytes of data are (continued on next page)

Pin Configurations

TSOP Top View

7.0	OE 1 2 1 A8 A9 10 4 5 WE VCC 0 8 7 NC 412 10 11 A5 A4 10 11 A3 A4 11 13	26 25 D VO7 24 25 D VO5 22 23 D VO3 20 19 D VO2 18 17 D VO1 16 cc P A1	CE I/O6 I/O4 GND I/O1 A0 A2
-----	---	--	---

Pin Name	Function
A0 - A12	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/Outputs
NC	No Connect

|--|--|

Note: PLCC package pins 1 and 17 are DON'T CONNECT.



2-103

■ 1074177 0005050 729 ■




Description (Continued)

internally latched, freeing the address and data bus for other operations. Following the initiation of a write cycle, the device will automatically write the latched data using an internal control timer. The end of a write cycle can be detected by \overline{DATA} polling of I/O7. Once the end of a write cycle has been detected a new access for a read or write can begin.

Atmel's 28HC64/L has additional features to ensure high quality and manufacturability. The device utilizes internal error correction for extended endurance and improved data retention characteristics. The AT28HC64/L also includes an extra 32 bytes of E²PROM for device identification or tracking.

Block Diagram



Absolute Maximum Ratings*

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
All Input Voltages (including N.C. Pins) with Respect to Ground0.6 V to +6.25 V
All Output Voltages with Respect to Ground0.6 V to Vcc +0.6 V
Voltage on $\overline{\text{OE}}$ and A9 with Respect to Ground0.6 V to +13.5 V

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2-104

AT28HC64/L

1074177 0005051 665 📟

Device Operation

READ: The AT28HC64 is accessed like a Static RAM. When \overline{CE} and \overline{OE} are low and \overline{WE} is high, the data stored at the memory location determined by the address pins is asscrted on the outputs. The outputs are put in the high impedance state when either \overline{CE} or \overline{OE} is high. This dual-line control gives designers flexibility in preventing bus contention in their system.

BYTE WRITE: A low pulse on the \overline{WE} or \overline{CE} input with \overline{CE} or \overline{WE} low (respectively) and \overline{OE} high initiates a write cycle. The address is latched on the falling edge of \overline{CE} or \overline{WE} , whichever occurs last. The data is latched by the first rising edge of \overline{CE} or \overline{WE} . Once a byte write has been started it will automatically time itself to completion.

PAGE WRITE: The page write operation of the AT28HC64 allows one to thirty-two bytes of data to be written into the device during a single internal programming period. A page write operation is initiated in the same manner as a byte write; the first byte written can then be followed by one to thirty-one additional bytes. Each successive byte must be written within 150 μs (tBLC) of the previous byte. If the tBLC limit is exceeded the AT28HC64 will cease accepting data and commence the internal programming operation. All bytes during a page write operation must reside on the same page as defined by the state of the A5-A12 inputs. For each \overline{WE} high to low transition during the page write operation, A5 - A12 must be the same.

The A0 to A4 inputs are used to specify which bytes within the page are to be written. The bytes may be loaded in any order and may be altered within the same load period. Only bytes which are specified for writing will be written; unnecessary cycling of other bytes within the page does not occur.

DATA POLLING: The AT28HC64 features DATA Polling to indicate the end of a write cycle. During a byte or page write cycle an attempted read of the last byte written will result in the complement of the written data to be presented on I/O7. Once the write cycle has been completed, true data is valid on all outputs, and the next write cycle may begin. DATA Polling may begin at anytime during the write cycle.

TOGGLE BIT: In addition to DATA Polling the AT28HC64 provides another method for determining the end of a write cycle. During the write operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the write has completed, I/O6 will stop toggling and valid data will be read. Reading the toggle bit may begin at any time during the write cycle.

DATA PROTECTION: If precautions are not taken, inadvertent writes to the AT28HC64 may occur during transitions of the host system power supply. Almel has incorporated the following features that will protect the memory against inadvertent writes.

HARDWARE PROTECTION: Hardware features protect against inadvertent writes to the AT28HC64 in the following ways: (a) V_{CC} sense - if V_{CC} is below 3.8 V (typical) the write function is inhibited; (b) V_{CC} power-on delay - once V_{CC} has reached 3.8 V the device will automatically time out 5 ms (typical) before allowing a write: (c) write inhibit - holding any one of \overline{OE} low, \overline{CE} high or \overline{WE} high inhibits write cycles; (d) noise filter - pulses of less than 15 ns (typical) on the \overline{WE} or \overline{CE} inputs will not initiate a write cycle.

CHIP CLEAR: The contents of the entire memory of the AT28HC64 may be set to the high state (crased) by the use of the CHIP CLEAR operation. By setting $\overline{\text{CE}}$ low and $\overline{\text{OE}}$ to 12 volts, the chip is cleared when a 10ms low pulse is applied to the $\overline{\text{WE}}$ pin.

DEVICE IDENTIFICATION: An extra 32 bytes of E^2 PROM memory are available to the user for device identification. By raising A9 to 12 V \pm 0.5 V and using address locations 1FE0H to 1FFFH the additional bytes may be written to or read from in the same manner as the regular memory array.

Pin Capacitance $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions
CiN	4	6	pF	VIN = 0 V
Соит	8	12	pF	Vout = 0 V

Note: 1. This parameter is characterized and is not 100% tested.



2-105

1074177 0005052 5Tl 📟



D.C. and A.C. Operating Range

		AT28HC64-55	AT28HC64L-70	AT28HC64-70	AT28HC64/L-90	AT28HC64/L-12
Operating	Com.	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C	0°C - 70°C
Temperature	Ind.	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C	-40°C - 85°C
(Case)	Mil.		1.	-55°C - 125°C	-55°C - 125°C	-55°C - 125°C
Vcc Power Supply		5 V ± 10%	5 V ± 10%	5 V ± 10%	5 V ± 10%	5 V ± 10%

Operating Modes

Mode	CE	ŌĒ	WE	I/O
Read	ViL	VIL	ViH	Dout
Write ⁽²⁾	VIL	ViH	ViL	DiN
Standby/Write Inhibit	VIH	X ⁽¹⁾	X	High Z
Write Inhibit	Х	X	ViH	
Write Inhibit	Χ .	ViL	X	
Output Disable	х	ViH	X	High Z
Chip Erase	VIL	V _H ⁽³⁾	VIL	High Z

Notes: 1. X can be V_{IL} or V_{IH}.

2. Refer to A.C. Programming Waveforms.

3. $V_H = 12.0 \text{ V} \pm 0.5 \text{ V}$.

D.C. Characteristics

Symbol	Parameter	Condition		Min	Max	Units
<u>lu</u>	Input Load Current	VIN = 0 V to VCC + 1V			10	μА
lto	Output Leakage Current	V _{I/O} = 0 V to V _{CC}			10	μA
IsB1 Vcc Standby Current CMOS	\overline{CE} = Vcc-0.3 V to Vcc + 1 V	Com., Ind.		100	μА	
	AT28HC64L	Mil.		200	μА	
ISB2	Vcc Standby Current TTL	CE = 2.0 V to Vcc + 1 V	AT28HC64L		3	mA
1362	VCC Glandby Guilent 11E	GE = 2.0 V to VCC + 1 V	AT28HC64		60	mA
Icc	Vcc Active Current	f = 10 MHz; lout = 0 mA			80	mA
VIL	Input Low Voltage				0.8	V
ViH	Input High Voltage		-	2.0		٧
Vol	Output Low Voltage	I _{OL} = 4 mA			.4	٧
Vон	Output High Voltage	IOH = -4.0 mA		2.4		V


2-106 AT28HC64/L ===

| 1074177 0005053 438 **||**

A.C. Read Characteristics (1)

		AT28HC64 -55		AT28HC64/L -70		AT28HC64/L -90		AT28HC64L -12		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units
tacc	Address to Output Delay		55		70		90		120	ns
tcE (2)	CE to Output Delay		55		70		90		120	ns
toE (3)	OE to Output Delay	0	30	0	35	0	40	0	50	ns
t _{DF} (4,5)	OE to Output Float	0	30	0	35	0	40	0	50	ns
tон	Output Hold from \overline{OE} , \overline{CE} or Address, whichever occurred first	0		0		0		0		ns


A.C. Read Waveforms



Notes:

- 1. $C_L = 30 pF$.
- CE may be delayed up to tACC tCE after the address transition without impact on tACC.
- OE may be delayed up to t_{CE} t_{OE} after the falling edge of CE without impact on t_{CE} or by t_{ACC} - t_{OE} after an address change without impact on t_{ACC}.
- 4. t_{DF} is specified from \overline{OE} or \overline{CE} whichever occurs first (CL = 5 pF).
- 5. This parameter is characterized and is not 100% tested.

Input Test Waveforms and Measurement Level



 t_R , $t_F < 5$ ns

Output Test Load





2-107


1074177 0005054 374 ■




A.C. Write Characteristics

Symbol	Parameter	Min	Тур	Max	Units
tas, toes	Address, OE Set-up Time	0			ns
tah	Address Hold Time	50			ns
tcs	Chip Select Set-up Time	0			ns
tсн	Chip Select Hold Time	0			ns
twp	Write Pulse Width (WE or CE)	100		1000	ns
tos	Data Set-up Time	50			ns
tDH,tOEH	Data, OE Hold Time	0			ns
tov	Time to Data Valid			1	μs
twc	Write Cycle Time		1.0	2.0	ms

A.C. Write Waveforms- WE Controlled



A.C. Write Waveforms- CE Controlled




2-108 AT28HC64/L

■ 1074177 0005055 200 ■

Page Mode Write Characteristics

Symbol	Parameter	Min	Тур	Max	Units
twc	Write Cycle Time		1	2.0	ms
tas	Address Set-up Time	0			ns
tah	Address Hold Time	50			ns
tos	Data Set-up Time	50			ns
t DH	Data Hold Time	0			ns
twp	Write Pulse Width	100		1000	ns
tBLC	Byte Load Cycle Time	150			ns
tpLW	Page Load Width			150	μs
twpH	Write Pulse Width High	50			ns

Page Mode Write Waveforms




Notes:

A5 through A12 must specify the same page address during each high to low transition of \overline{WE} (or \overline{CE}).

 \overline{OE} must be high only when \overline{WE} and \overline{CE} are both low.

Chip Erase Waveforms



 $t_S = t_H = 1 \,\mu sec \,(min.)$ $t_W = 10 \,msec \,(min.)$ $V_H = 12.0 \,V \pm \,0.5 \,V$



2-109

1074177 0005056 147 ■




Data Polling Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
t _{DH}	Data Hold Time	0			ns
TOEH	OE Hold Time	0			ns
TOE	OE to Output Delay			50	ns
twn	Write Recovery Time	0			ns

Note: 1. These parameters are characterized and not 100% tested.

Data Polling Waveforms




AT28HC64/L


2-110

1074177 0005057 083 **1**


NORMALIZED SUPPLY CURRENT vs.



NORMALIZED SUPPLY CURRENT vs.



NORMALIZED SUPPLY CURRENT vs.



<u>AIMEL</u>

2-111



Ordering Information

tacc	Icc (mA)				
(ns)	Active	Standby	Ordering Code	Package	Operation Range
55	80	60	AT28HC64(E)-55DC AT28HC64(E)-55JC AT28HC64(E)-55PC	28D6 32J 28P6	Commercial (0°C to 70°C)
			AT28HC64(E)-55DI AT28HC64(E)-55JI AT28HC64(E)-55PI	28D6 32J 28P6	Industrial (-40°C to 85°C)
70	80	60	AT28HC64(E)-70DC AT28HC64(E)-70JC AT28HC64(E)-70PC	28D6 32J 28P6	Commercial (0°C to 70°C)
			AT28HC64(E)-70DI AT28HC64(E)-70JI AT28HC64(E)-70PI	28D6 32J 28P6	Industrial (-40°C to 85°C)
			AT28HC64(E)-70DM/883 AT28HC64(E)-70LM/883	28D6 32L	Military/883C Class B, Fully Compliant (-55°C to 125°C)
90	80	60	AT28HC64(E)-90DC AT28HC64(E)-90JC AT28HC64(E)-90PC AT28HC64(E)-90TC	28D6 32J 28P6 28T	Commercial (0°C to 70°C)
			AT28HC64(E)-90DI AT28HC64(E)-90JI AT28HC64(E)-90PI AT28HC64(E)-90TI	28D6 32J 28P6 28T	Industrial (-40°C-to 85°C)
			AT28HC64(E)-90DM/883 AT28HC64(E)-90LM/883	28D6 32L	Military/883C Class B, Fully Compliant (-55°C to 125°C)
120	80	60	AT28HC64(E)-12DC AT28HC64(E)-12JC AT28HC64(E)-12PC	28D6 32J 28P6	Commercial (0°C to 70°C)
			AT28HC64(E)-12DI AT28HC64(E)-12JI AT28HC64(E)-12PI	28D6 32J 28P6	Industrial (-40°C to 85°C)
			AT28HC64(E)-12DM/883 AT28HC64(E)-12LM/883	28D6 32L	Military/883C Class B, Fully Compliant (-55°C to 125°C)

Package Type						
28D6	28 Lead, 0.600" Wide, Non-Windowed, Ceramic Dual Inline Package (Cerdip)					
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)					
32L	32 Pad, Non-Windowed, Ceramic Leadless Chip Carrier (LCC)					
28P6	28 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)					
28T	28 Lead, Plastic Thin Small Outline Package (TSOP)					
	Options					
Blank	Standard Device: Endurance = 10K Write Cycles; Write Time = 2 ms					
E	High Endurance Option: Endurance = 100K Write Cycles					

2-112 AT28HC64/L

■ 1074177 0005059 956 ■

Ordering Information

tacc	Icc (mA)		0-1	Death are	On a self-on Bonne	
(ns)	Active	Standby	Ordering Code	Package	Operation Range	
70	80	0.1	AT28HC64L(E)-70DC AT28HC64L(E)-70JC AT28HC64L(E)-70PC	28D6 32J 28P6	Commercial (0°C to 70°C)	
	!		AT28HC64L(E)-70DI AT28HC64L(E)-70JI AT28HC64L(E)-70PI	28D6 32J 28P6	Industrial (-40°C to 85°C)	
90	80	0.1	AT28HC64L(E)-90DC AT28HC64L(E)-90JC AT28HC64L(E)-90PC	28D6 32J 28P6	Commercial (0°C to 70°C)	
			AT28HC64L(E)-90DI AT28HC64L(E)-90JI AT28HC64L(E)-90PI	28D6 32J 28P6	Industrial (-40°C to 85°C)	
90	80	0.2	AT28HC64L(E)-90DM/883 AT28HC64L(E)-90LM/883	28D6 32L	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
120	80	0.1	AT28HC64L(E)-12DC AT28HC64L(E)-12JC AT28HC64L(E)-12PC AT28HC64L-W	28D6 32J 28P6 DIE	Commercial (0°C to 70°C)	
			AT28HC64L(E)-12DI AT28HC64L(E)-12JI AT28HC64L(E)-12PI	28D6 32J 28P6	Industrial (-40°C to 85°C)	
120	80	0.2	AT28HC64L(E)-12DM/883 AT28HC64L(E)-12LM/883	28D6 32L	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
70	80	0.2	5962-87514 12 XX 5962-87514 12 YX	28D6 32L	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
90	80	0.2	5962-87514 11 XX 5962-87514 11 YX	28D6 32L	Military/883C Class B, Fully Compliant (-55°C to 125°C)	
120	80	0.2	5962-87514 10 XX 5962-87514 10 YX	28D6 32L	Military/883C Class B, Fully Compliant (-55°C to 125°C)	

	Package Type					
28D6	28 Lead, 0.600" Wide, Non-Windowed, Ceramic Dual Inline Package (Cerdip)					
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)					
32L	32 Pad, Non-Windowed, Ceramic Leadless Chip Carrier (LCC)					
28P6	28 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)					
W	Die					
	Options					
Blank	Standard Device: Endurance = 10K Write Cycles; Write Time = 2 ms					
E	High Endurance Option: Endurance = 100K Write Cycles					



2-113

1074177 0005060 678