64K (8K x 8)

Low Voltage

CMOS

E²PROM

Features

- 2.7 V to 3.6 V Supply **Full Read and Write Operation**
- Low Power Dissipation 8 mA Active Current 50 μA CMOS Standby Current
- Read Access Time 200 ns
- Byte Write 3 ms
- **Direct Microprocessor Control DATA Polling**
 - READY/BUSY Open Drain Output
- **High Reliability CMOS Technology** Endurance: 100,000 Cycles
 - Data Retention: 10 years
- Low Voltage CMOS Compatible Inputs and Outputs
- **JEDEC Approved Byte-Wide Pinout**
- **Commercial and Industrial Temperature Ranges**

Description

The AT28LV64 is a low-voltage, low-power Electrically Erasable and Programmable Read Only Memory. Its 64K of memory is organized 8,192 words by 8 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 200 ns with power dissipation less than 30 mW. When the device is deselected the standby current is less than 50 µA.

The AT28LV64 is accessed like a Static RAM for the read or write cycles without the need for external components. During a byte write, the address and data are latched internally, freeing the microprocessor address and data bus for other operations. Following the initiation of a write cycle, the device will go to a busy state and automatically clear and write the latched data using an internal control timer. The device includes two methods for detecting the end of a write cycle, level detection of RDY/BUSY and DATA polling of I/O₇. Once the end of a write cycle has been detected, a new access for a read or write can begin.

Atmel's 28LV64 has additional features to ensure high quality and manufacturability. The device utilizes error correction internally for extended endurance and for improved data retention characteristics. An extra 32 bytes of E²PROM are available for device identification or tracking.

Pin Configurations

Pin Name	Function
A0 - A12	Addresses
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
1/00 - 1/07	Data Inputs/ Outputs
RDY/BUSY	Ready/Busy Output
NC	No Connect
NC	No Connect

A11 A8 WE RDY/BUSY A7 A5	OE 1 A9 10 2 3 NC 00 6 5 VCC 00 8 7 A12 0 10 11 A6 0 11 A7	28 27 D A10 26 27 D 1/O7 24 25 D 1/O5 22 23 D 1/O3 20 19 D 1/O2 18 17 D 1/O0	CE I/O6 I/O4 GND I/O1 A0
A5 A3	A4 2 12 13	16 15 A1	AO A2

TSOP Top View

PDIP, SOIC Top View PLCC Top View A7 · VCC NC A12 0 2 27 WE A6 0 4 25 NC A8 A5 6 28 A9 A5 0 5 24 NA A5 6 28 A9 A4 0 6 23 A11 A3 8 26 NC A3 0 7 22 OE A1 0 9 20 OE A0 0 11 18 NO A0 0 11 18 NO A0 0 11 18 NO BOD 0 11 18 NO BOD 0 12 17 NO BOD 0 14 15 1617181920 GRND 0 14 15 NO BOD 0 15 NO BO	,,,,			_ ^ . _
DY/BUSY 0 28 0 VCC	PDIP, SC	DIC Top View	PLCC To	p View
	A12 U 2 A7 U 3 A6 U 5 A4 U 6 A3 U 7 A2 U 8 A1 U 9 A0 U 10 VOO U 11 VOO U 11 VOO U 13	27 b WE 26 p NC 25 p A8 24 p A9 23 p A11 22 p OE 21 p A10 20 p CE 19 p VO7 18 b VO6 17 p VO5 16 p VO4	A12 NC 4 3 2 13 A6 5 A5 4 A4 7 A3 8 A2 9 A1 111 NC 12 I/O0 13 I/O5 1 2 NC	WE 123130 29 A8 28 A9 27 A11 26 NC 25 OE 24 A10 23 CE 22 I/O7 21 I/O6 181920
* = RDY/BUSY				

Note: PLCC package pins I and 17 are DON'T CONNECT.




2-239

1074177 0008029 990

ВD



Block Diagram



Absolute Maximum Ratings*

Temperature Under Bias55°C to +125°C	
Storage Temperature65°C to +150°C	
All Input Voltages (including N.C. Pins) with Respect to Ground0.6 V to +6.25 V	
All Output Voltages with Respect to Ground0.6 V to V _{CC} +0.6 V	
Voltage on OE and A9 with Respect to Ground0.6 V to +13.5 V	
	Storage Temperature65°C to +150°C All Input Voltages (including N.C. Pins) with Respect to Ground0.6 V to +6.25 V All Output Voltages with Respect to Ground0.6 V to VCC +0.6 V Voltage on OE and A9

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Device Operation

 $\begin{array}{ll} \hline{READ:} & The \ AT28LV64 \ is \ accessed \ like \ a \ Static \ RAM. \ When \ \overline{CE} \ and \ \overline{OE} \ are \ low \ and \ \overline{WE} \ is \ high, \ the \ data \ stored \ at \ the \ memory \ location \ determined \ by \ the \ address \ pins \ is \ asserted \ on \ the \ outputs. \ The \ outputs \ are \ put \ in \ a \ high \ impedance \ state \ whenever \ \overline{CE} \ or \ \overline{OE} \ is \ high. \ This \ dual \ line \ control \ gives \ designers \ increased \ flexibility \ in \ preventing \ bus \ contention. \end{array}$

BYTE WRITE: Writing data into the AT28LV64 is similar to writing into a Static RAM. A low pulse on the \overline{WE} or \overline{CE} input with \overline{OE} high and \overline{CE} or \overline{WE} low (respectively) initiates a byte write. The address location is latched on the falling edge of \overline{WE} (or \overline{CE}); the new data is latched on the rising edge. Internally, the device performs a self-clear before write. Once a byte write has been started, it will automatically time itself to completion. Once a programming operation has been initiated and for the duration of twc, a read operation will effectively be a polling operation.

READY/BUSY: Pin 1 is an open drain READY/BUSY output that can be used to detect the end of a write cycle. RDY/BUSY is actively pulled low during the write cycle and is released at the completion of the write. The open drain connec-

tion allows for OR-tying of several devices to the same RDY/ $\overline{B}\overline{USY}$ line.

DATA POLLING: The AT28LV64 provides DATA POLL-ING to signal the completion of a write cycle. During a write cycle, an attempted read of the data being written results in the complement of that data for I/O₇ (the other outputs are indeterminate). When the write cycle is finished, true data appears on all outputs.

WRITE PROTECTION: Inadvertent writes to the device are protected against in the following ways. (a) V_{CC} sense—if V_{CC} is below 1.8 V (typical) the write function is inhibited. (b) V_{CC} power on delay—once V_{CC} has reached 2.0 V the device will automatically time out 10 ms (typical) before allowing a byte write. (c) Write Inhibit—holding any one of \overline{OE} low, \overline{CE} high or \overline{WE} high inhibits byte write cycles.

DEVICE IDENTIFICATION: An extra 32 bytes of E^2PROM memory are available to the user for device identification. By raising A9 to 12 ± 0.5 V and using address locations 1FE0H to 1FFFH the additional bytes may be written to or read from in the same manner as the regular memory array.

2-240

AT28LV64

1074177 0008030 602

D.C. and A.C. Operating Range

		AT28LV64-20	AT28LV64-30
Operating	Com.	0°C - 70°C	0°C - 70°C
Temperature (Case)	Ind.	-40°C - 85°C	-40°C - 85°C
Vcc Power Supply		3.0 V to 3.6 V	2.7 V to 3.6 V

Operating Modes

Mode	CE	ŌĒ	WE	ΙΌ
Read	VIL	V _{IL}	ViH	Dout
Write ⁽²⁾	VIL	ViH	VIL	D _{IN}
Standby/Write Inhibit	ViH	X ⁽¹⁾	Х	High Z
Write Inhibit	X	X	ViH	
Write Inhibit	Х	VIL	X	
Output Disable	X	ViH	X	High Z

Notes: 1. X can be V_{IL} or V_{IH} .

2. Refer to A.C. Programming Waveforms.

D.C. Characteristics

Symbol	Parameter	Condition	Min	Max	Units
lLi	Input Load Current	V _{IN} = 0 V to V _{CC} + 1.0 V		5	μ A
ILO	Output Leakage Current	V _{I/O} = 0 V to V _{CC}		5	μΑ
I _{SB}	Vcc Standby Current CMOS	CE = V _{CC} - 0.3 V to V _{CC} + 1.0 V		50	μΑ
Icc	V _{CC} Active Current A.C.	$\frac{f = 5 \text{ MHz; I}_{OUT} = 0 \text{ mA}}{CE} = V_{IL}$		8	mA
VIL	Input Low Voltage			0.6	٧
ViH	Input High Voltage		2.0		· V
.,	O. do. d.) V/-lhana	I _{OL} = 1 mA		0.3	V
VoL	Output Low Voltage	IoL = 2 mA for RDY/BUSY		0.3	V
Voн	Output High Voltage	I _{OH} = -100 μA	2.0		V

Pin Capacitance (f = 1 MHz, T = 25°C) $^{(1)}$

	Тур	Max	Units	Conditions
Cin	4	6	pF	V _{IN} = 0 V
Соит	8	12	pF	Vout = 0 V

Note: 1. This parameter is characterized and is not 100% tested.




2-241



A.C. Read Characteristics

		AT28LV64-20		AT28L	AT28LV64-30	
Symbol	Parameter	Min	Max	Min	Max	Units
tacc	Address to Output Delay		200		300	ns
tce (1)	CE to Output Delay		200		300	ns
toE (2)	OE to Output Delay	0	80	0	150	ns
t _{DF} (3,4)	CE or OE High to Output Float	0	55	0	60	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		ns


A.C. Read Waveforms^(1,2,3,4)



Notes:

- ŒE may be delayed up to t_{ACC} t_{CE} after the address transition without impact on t_{ACC}.
- OE may be delayed up to t_{CE} t_{OE} after the falling edge of CE without impact on t_{CE} or by t_{ACC} - t_{OE} after an address change without impact on t_{ACC}.
- 3. t_{DF} is specified from \overline{OE} or \overline{CE} whichever occurs first ($C_L=5$ pF).
- 4. This parameter is characterized and is not 100% tested.

Input Test Waveforms and Measurement Level



 t_R , $t_F < 20$ ns

Output Test Load



2-242


AT28LV64

1074177 0008032 485 🖿


A.C. Write Characteristics

Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	10		ns
tан	Address Hold Time	100		ns
twp	Write Pulse Width (WE or CE)	150	1000	ns
tos	Data Set-up Time	100		ns
tDH,tOEH	Data, OE Hold Time	10		ns
tos	Time to Device Busy		50	ns
twc	Write Cycle Time		3	ms

A.C. Write Waveforms- WE Controlled



A.C. Write Waveforms- CE Controlled





2-243

1074177 0008033 311




Data Polling Characteristics(1)

Symbol	Parameter	Min	Тур	Max	Units
toh	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toe	OE to Output Delay ⁽²⁾				ns
twn	Write Recovery Time	0		***************************************	ns

Notes: 1. These parameters are characterized and not 100% tested.

Data Polling Waveforms



AT28LV64

2-244

1074177 0008034 258 🖿

^{2.} See A.C. Read Characteristics.

Ordering Information⁽¹⁾

tacc	lcc	(mA)	Operating	Ordering Code	Dookogo	Operation Bongs
(ns)	Active	Standby	Voltage	Ordering Code	Package	Operation Range
200	8	0.05	3.0 V to 3.6 V	AT28LV64-20JC AT28LV64-20PC AT28LV64-20SC AT28LV64-20TC	32J 28P6 28S 28T	Commercial (0°C to 70°C)
200	8	0.05	3.0 V to 3.6 V	AT28LV64-20JI AT28LV64-20PI AT28LV64-20SI AT28LV64-20TI	32J 28P6 28S 28T	Industrial (-40°C to 85°C)
300	8	0.05	2.7 V to 3.6 V	AT28LV64-30JC AT28LV64-30PC AT28LV64-30SC AT28LV64-30TC	32J 28P6 28S 28T	Commercial (0°C to 70°C)
300	8	0.05	2.7 V to 3.6 V	AT28LV64-30JI AT28LV64-30PI AT28LV64-30SI AT28LV64-30TI	32J 28P6 28S 28T	Industrial (-40°C to 85°C)

Note: 1. See Valid Part Number table below.

Valid Part Numbers

The following table lists standard Atmel products that can be ordered.

Device Numbers	Speed	Package and Temperature Combinations
AT28LV64	20	JC, JI, PC, PI, SC, SI, TC, TI
AT28LV64	30	JC, JI, PC, PI, SC, SI, TC, TI

	Package Type
32J	32 Lead, Plastic J-Leaded Chip Carrier (PLCC)
28P6	28 Lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)
28\$	28 Lead, 0.300" Wide, Plastic Gull Wing, Small Outline (SOIC)
28T	28 Lead, Plastic Thin Small Outline Package (TSOP)



2-245

■ 1074177 0008035 194 |