

Manufacturers of Custom and Standard LSI Circuits

# **RED SERIES**

1235 Walt Whitman Road, Melville, NY 11747 • Tel.: (516) 271-0400 • Fax: 516 271-0405 • TWX: (510) 226-7833

Revised July 1989

## COMPLEMENTARY MOS (CMOS) DIVIDER CIRCUITS

#### **RED SERIES**

RED 5/6
RED 50/60
RED 100/120
RED 300/360
RED 500/600
RED 500/600
RED 3000/3600
RED 3000/3600
Divide by 300 or 3600
RED 3000/3600
Divide by 3000 or 3600
Divide by 3000 or 3600

#### **FEATURES:**

- Clock input pulse shaper accepts 50 Hz/60 Hz sine wave directly
- Fully static counter operation
- +4.5V to +15V operation (VDD VSS)
- · Low power dissipation
- · High noise immunity
- Reset
- Input Enable
- 50 Hz/60 Hz division select input
- Ouput low power TTL compatible at +4.5V operation.
- All inputs protected.
- Square Wave Output (except for ÷ 5)

#### APPLICATION:

Time base generator from either 50 Hz or 60 Hz line frequency to produce:

10 pulses per second (RED 5/6)
1 pulse per second (RED 50/60)
1 pulse per 2 seconds (RED 100/120)
1 pulse per .1 minute (RED 300/360)
1 pulse per 10 seconds
1 pulse per minute (RED 3000/3600)

#### **DESCRIPTION OF OPERATION:**

The counter advances by one on each negative transition of the input clock pulse as long as the Enable signal is "High" and the Reset signal is "Low". When the Enable signal is "Low" the input clock pulses will be inhibited and the counter will be held at the state it was in prior to bringing the Enable "Low". A "High" Reset signal clears the counter to zero count.

Depending on the device used, a "Low" on the Division Select input will cause a Divide by 6, 60, 120, 360, 600 or 3600. A "High" on the Division Select will cause a Divide by 5, 50, 100, 300, 500 or 3000.

OUTPUT 🔟 💆	<b>8</b> VDD (+4.5V to +15VDC)
RESET 2	7 DIVISION SELECT
(GND) Vss 3	6 ENABLE
NC 4	5 CLOCK INPUT
<u> </u>	

**TOP VIEW** 

STANDARD 8 PIN PLASTIC DIP

#### \*Marking as follows:

PART	MARKING			
RED 5/6	RED 6			
RED 50/60	RED 60			
RED 100/120	RED 120			
RED 300/360	RED 360			
RED 500/600	RED 600			
RED 3000/3600	RED 3600			

#### **MAXIMUM RATINGS:**

	Symbol	Value	Unit
DC Supply Voltage:	VDD	+18 to -0.5	VDC
Input Voltage:	VIN	VDD to Vss	VDC
Oper, Temp. Range:	TA	-40 to +85	°C
Storage Temp. Range.	Tstg	-65 to +150	°C

The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor for any infringements of patent rights of others which may result from its use.

RED SERIES LSI/CSI

EST CONDITIONS: Vss = OV									
Output Capacitance Load = Input Rise and Fall times = 20 Fall times		ept clock F	Riseand		Input Capacitance: Clock Rise and Fall Time:	(Any Input) 5V 10V	No Maximu No Maximu		
	Vao	Min	Max	Units	Clock Frequency:	5V 10V	DC DC	600 1200	KHz KHz
Quiescent Device Current:	5V 10V		10 20	uA uA	Input Clock Pulse Width:	5V 10V	800 400	,	ns ns
Output Voltage, Low Level:	5V 10V		0.01 0.01	Volts Volts	Output Rise and Fall Time:	5V 10V	400	225 150	ns ns
High Level:	5V 10V	4.99 9.99		Volts Volts	Propagation Delay to Output:	5V		1500	ns
Clock Input Voltage, Low Level	5V 10V	3.33	1 2	Volts Volts	Enable Set-up Time:	10V 5V		750 300	ns ns
High Level	5V 10V	4 8	=	Volts Volts	Reset Pulse Width:	10V 5V	800	150	ns ns
Input Noise Immunity (except clock): (Low and High)	5V 10V	1.5 3.0		Volts Volts	Reset Removal Time:	10V 5V 10V	400	1200 <b>60</b> 0	ns ns ns
Output Drive Current: Full N Channel Sink Current: Temp. (Vout = Vss + .4V)	4.5V 10V	0.18 0.45		mA mA	Reset Propagation Delay to Output:	5V 10V		1400 700	ns ns
Range P Channel Source Current: (Vout = Voo - 1V)	4.5V 10V	0.3		mA mA		109		700	113

### **ENABLE SIGNAL TIMING CONSIDERATION**

If the Enable signal switches Low during a positive clock phase and then switches High during a negative clock phase, a false count will be registered.

To prevent this from happening, the Enable signal should not switch Low during a positive clock phase unless the switch to High also occurs during a positive clock phase. The Enable signal should normally be switched during a negative clock phase.

