# AC LINE FREQUENCY DIVIDERS 

RED SERIES

| RED $5 / 6$ | Divide by 5 or 6 |
| :--- | :--- |
| RED $50 / 60$ | Divide by 50 or 60 |
| RED 100/120 | Divide by 100 or 120 |
| RED $300 / 360$ | Divide by 300 or 360 |
| RED $500 / 600$ | Divide by 500 or 600 |
| RED $3000 / 3600$ | Divide by 3000 or 3600 |

## FEATURES:

- Clock input pulse shaper accepts $50 \mathrm{~Hz} / 60 \mathrm{~Hz}$ sine wave directly
- Fully static counter operation
$\cdot+4.5 \mathrm{~V}$ to +15 V operation (VdD-Vss)
- Low power dissipation
- High noise immunity
- Reset
- Input Enable
- $50 \mathrm{~Hz} / 60 \mathrm{~Hz}$ division select input
- Output low power TTL compatible at +4.5 V operation
- Square Wave Output (except for $\div 5$ )
- RED x/y (DIP); RED x/y-S (SOIC) See Figure 1


## APPLICATION:

Time base generator from either 50 Hz or 60 Hz line frequency to produce:

| 10 pulses per second | (RED 5/6) |
| :--- | :--- |
| 1 pulse per second | (RED 50/60) |
| 1 pulse per 2 seconds | (RED 100/120) |
| 1 pulse per . 1 minute | (RED 300/360) |
| 1 pulse per 10 seconds | (RED 500/600) |
| 1 pulse per minute | (RED 3000/3600) |

## DESCRIPTION OF OPERATION:

The counter advances by one on each negative transition of the input clock pulse as long as the Enable signal is High and the Reset signal is Low. When the Enable signal is Low the input clock pulses will be inhibited and the counter will be held at the state it was in prior to bringing the Enable Low. A High Reset signal clears the counter to zero count.

Depending on the device used, a Low on the Division Select input will cause a Divide by $6,60,120,360,600$ or 3600 . A High on the Division Select will cause a Divide by 5, 50, 100, 300, 500 or 3000 .

All outputs are $50 \%$ duty cycle except RED 5, where output is low for two clocks and high for three clocks.

## CLOCK INPUT

If input signals are less than the Vss or greater than VDD, a series input resistor should be used to limit the maximum input current to 2 mA .


| MARKING AS FOLLOWS: <br> PART |  |
| :--- | :--- |
|  | MARKING |


| XIMUM RATINGS: RAMETER | SYMBOL |  |  |
| :---: | :---: | :---: | :---: |
| Storage Temperature | TstG | -65 to +150 | C |
| Operating Temperatur | re TA | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| DC Supply Voltage | (Vdd-Vss) | +18 | V |
| Voltage at any input | Vin | - 3 to |  |

## ENABLE SIGNAL TIMING

If the Enable signal switches Low during a positive clock phase and then switches High during a negative clock phase, a false count will be registered. To prevent this from happening, the Enable signal should not switch Low during a positive clock phase unless the switch to High also occurs during a positive clock phase. The Enable signal should normally be switched during a negative clock phase.

The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor for any infringements of patent rights of others which may result from its use.


