

OBSOLETE PRODUCT
POSSIBLE SUBSTITUTE PRODUCT
INTERSIL HUF76105DK8T

July 2000

File Number

3986.6

3.5A, 30V, 0.06 Ohm, Dual N-Channel LittleFET™ Power MOSFET

This Dual N-Channel power MOSFET is manufactured using an advanced MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits, gives optimum utilization of silicon, resulting in outstanding performance. It is designed for use in applications such as switching regulators, switching convertors, motor drivers, relay drivers, and low voltage bus switches. This device can be operated directly from integrated circuits.

Formerly developmental type TA49086.

Ordering Information


PART NUMBER		PACKAGE	BRAND	
	RF1K49086	MS-012AA	RF1K49086	

NOTE: When ordering, use the entire part number. For ordering in tape and reel, add the suffix 96 to the part number, i.e., RF1K4908696.

Features


- 3.5A, 30V
- $r_{DS(ON)} = 0.060\Omega$
- Temperature Compensating PSPICE® Model
- · Peak Current vs Pulse Width Curve
- · UIS Rating Curve
- · Related Literature
 - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"

Symbol



Packaging

JEDEC MS-012AA



RF1K49086

Absolute Maximum Ratings $T_A = 25^{\circ}C$ Unless Otherwise Specified

	RF1K49086	UNITS
Drain to Source Voltage (Note 1)	30	V
Drain to Gate Voltage ($R_{GS} = 20k\Omega$, Note 1)	30	V
Gate to Source Voltage	±20	V
Drain Current		
Continuous (Pulse Width = 5s)I _D	3.5	Α
Pulsed (Figure 5)	Refer to Peak Current Curve	
Pulsed Avalanche Rating (Figure 6)	Refer to UIS Curve	
Power Dissipation		
$T_A = 25^{\circ} \dot{C} \dots P_D$	2	W
Derate Above 25 ^o C	0.016	W/oC
Operating and Storage Temperature	-55 to 150	oC
Maximum Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10sT _L	300	°С
Package Body for 10s, See Techbrief 334	260	oC

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

1. $T_J = 25^{\circ}C$ to $125^{\circ}C$.


$\textbf{Electrical Specifications} \hspace{0.5cm} \textbf{T}_{A} = 25^{0} \text{C, Unless Otherwise Specified}$

PARAMETER	SYMBOL	TEST CO	ONDITIONS	MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV _{DSS}	$I_D = 250\mu A$, $V_{GS} = 0V$, (Figure 12)		30	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}$, $I_D = 250\mu A$, (Figure 11)		1	-	3	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 30V, V _{GS} = 0V	T _A = 25°C	-	-	1	μА
			$T_A = 150^{\circ}C$	-	-	50	μΑ
Gate to Source Leakage Current	I _{GSS}	V _{GS} = ±20V		-	-	±100	nA
Drain to Source On Resistance	r _{DS(ON)}	I _D = 3.5A (Figures 9, 10)	V _{GS} = 10V	-	-	0.060	Ω
			V _{GS} = 4.5V	-	-	0.132	Ω
Turn-On Time	t _{ON}		$V_{DD} = 15V, I_{D} \approx 3.5A,$		-	50	ns
Turn-On Delay Time	t _{d(ON)}	$R_L = 4.29Ω$, $V_{GS} = 10V$, $R_{GS} = 25Ω$		-	10	-	ns
Rise Time	t _r			-	30	-	ns
Turn-Off Delay Time	t _d (OFF)			-	60	-	ns
Fall Time	t _f			-	45	-	ns
Turn-Off Time	tOFF			-	-	130	ns
Total Gate Charge	Q _{g(TOT)}	$V_{GS} = 0V \text{ to } 20V$ $V_{DD} = 24V,$ $I_{D} = 3.5A,$ $R_{L} = 6.86\Omega$		-	35	45	nC
Gate Charge at 10V	Q _{g(10)}		-	13	17	nC	
Threshold Gate Charge	Q _{g(TH)}	V _{GS} = 0V to 2V (Figure 14)		-	2.3	2.9	nC
Input Capacitance	C _{ISS}	V _{DS} = 25V, V _{GS} = 0V, f = 1MHz (Figure 13) Pulse Width = 1s Device mounted on FR-4 material		-	575	-	pF
Output Capacitance	C _{OSS}			-	275	-	pF
Reverse Transfer Capacitance	C _{RSS}			-	100	-	pF
Thermal Resistance Junction to Ambient	$R_{\theta JA}$			-	-	62.5	°C/W

Source to Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Source to Drain Diode Voltage	V_{SD} $I_{SD} = 3.5A$		-	-	1.25	V
Reverse Recovery Time	t _{rr}	$I_{SD} = 3.5A$, $dI_{SD}/dt = 100A/\mu s$	-	-	45	ns

Typical Performance Curves



4.0 3.5 ID, DRAIN CURRENT (A) 3.0 2.5 2.0 1.5 1.0 0.5 0.0 25 150 TA, AMBIENT TEMPERATURE (°C)

FIGURE 1. NORMALIZED POWER DISSIPATION vs AMBIENT **TEMPERATURE**

FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs AMBIENT TEMPERATURE





FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE



_{DM}, PEAK CURRENT CAPABILITY (A) 125 TRANSCONDUCTANCE MAY LIMIT CURRENT INTHIS REGION 10⁻⁵ 10-4 10⁻³ 10⁻² 10⁰ 10⁻¹ 10¹ t, PULSE WIDTH (s)

T_A = 25°C

FOR TEMPERATURES

ABOVE 25°C DERATE PEAK


150 - T_A

CURRENT AS FOLLOWS:

FIGURE 4. FORWARD BIAS SAFE OPERATING AREA

FIGURE 5. PEAK CURRENT CAPABILITY

Typical Performance Curves (Continued)



NOTE: Refer to Intersil Application Notes AN9321 and AN9322.

FIGURE 6. UNCLAMPED INDUCTIVE SWITCHING CAPABILITY




FIGURE 8. TRANSFER CHARACTERISTICS




FIGURE 10. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE




FIGURE 7. SATURATION CHARACTERISTICS




FIGURE 9. DRAIN TO SOURCE ON RESISTANCE vs GATE VOLTAGE AND DRAIN CURRENT





FIGURE 11. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE

Typical Performance Curves (Continued)







FIGURE 12. NORMALIZED DRAINTO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE

FIGURE 13. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE



NOTE: Refer to Intersil Application Notes AN7254 and AN7260.

FIGURE 14. NORMALIZED SWITCHING WAVEFORMS FOR CONSTANT GATE CURRENT

Test Circuits and Waveforms




FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 16. UNCLAMPED ENERGY WAVEFORMS

Test Circuits and Waveforms (Continued)




FIGURE 17. RESISTIVE SWITCHING TEST CIRCUIT




FIGURE 18. RESISTIVE SWITCHING WAVEFORMS




FIGURE 19. GATE CHARGE TEST CIRCUIT




FIGURE 20. GATE CHARGE WAVEFORM

Soldering Precautions

The soldering process creates a considerable thermal stress on any semiconductor component. The melting temperature of solder is higher than the maximum rated temperature of the device. The amount of time the device is heated to a high temperature should be minimized to assure device reliability. Therefore, the following precautions should always be observed in order to minimize the thermal stress to which the devices are subjected.

- 1. Always preheat the device.
- The delta temperature between the preheat and soldering should always be less than 100°C. Failure to preheat the device can result in excessive thermal stress which can damage the device.

- The maximum temperature gradient should be less than 5°C per second when changing from preheating to soldering.
- The peak temperature in the soldering process should be at least 30°C higher than the melting point of the solder chosen.
- The maximum soldering temperature and time must not exceed 260°C for 10 seconds on the leads and case of the device.
- After soldering is complete, the device should be allowed to cool naturally for at least three minutes, as forced cooling will increase the temperature gradient and may result in latent failure due to mechanical stress.
- During cooling, mechanical stress or shock should be avoided.

PSPICE Electrical Model

SUBCKT RF1K49086 213; rev 12/15/94 CA 12 8 1.75e-9 DPLCAP CB 15 14 1.80e-9 DRAIN LDRAIN 10 CIN 6 8 1.20e-9 DBODY 7 5 DBDMOD DBREAK 511 DBKMOD DBREAK DPLCAP 10 5 DPLCAPMOD **RDRAIN** EBREAK 11 7 17 18 33.29 EDS 14 8 5 8 1 DBODY **EBREAK** EGS 13 8 6 8 1 **ESG** 16 $\binom{17}{18}$ vто ₊ ESG 6 10 6 8 1 EVTO 20 6 18 8 1 21 | • MOS2 **EVTO GATE** 20 + 18 MOS1 IT 8 17 1 8 LGATE RGATE CIN LDRAIN 2 5 1e-9 RIN **LSOURCE** LGATE 1 9 1.233e-9 RSOURCE 8 ~~° 3 SOURCE LSOURCE 3 7 0.452e-9 MOS1 16 6 8 8 MOSMOD M = 0.99 S1A S2A MOS2 16 21 8 8 MOSMOD M = 0.01 **RBREAK** 12 🗝 13 17 RBREAK 17 18 RBKMOD 1 SIB S2B **RVTO** RDRAIN 5 16 RDSMOD 1e-4 13 RGATE 9 20 1.83 СВ 19 CA IT RIN 6 8 1e9 RSOURCE 8 7 RDSMOD 13.5e-3 VBAT **EDS EGS** RVTO 18 19 RVTOMOD 1 S1A 6 12 13 8 S1AMOD S1B 13 12 13 8 S1BMOD S2A 6 15 14 13 S2AMOD S2B 13 15 14 13 S2BMOD VBAT 8 19 DC 1 VTO 21 6 0.1 .MODEL DBDMOD D (IS = 2.50e-13 RS = 1.35e-2 TRS1 = 4.31e-5 TRS2 = 2.15e-5 CJO = 9.33e-10 TT = 2.08e-8) .MODEL DBKMOD D (RS = 1.14 TRS1 = 2.23e-3 TRS2 = -8.91e-6) .MODEL DPLCAPMOD D (CJO = 7.99e-10 IS = 1e-30 N = 10) .MODEL MOSMOD NMOS (VTO = 2.15 KP = 6.25 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u) .MODEL RBKMOD RES (TC1 = 7.74e-4 TC2 = 1.13e-6) .MODEL RDSMOD RES (TC1 = 4.5e-3 TC2 = -7.45e-7) .MODEL RVTOMOD RES (TC1 = -4.16e-3 TC2 = 2.16e-6) .MODEL S1AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -7.15 VOFF= -5.15) .MODEL S1BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -5.15 VOFF= -7.15) .MODEL S2AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -2.6 VOFF= 2.4) .MODEL S2BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = 2.4 VOFF= -2.6)

NOTE: For further discussion of the PSPICE model, consult **A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options**; IEEE Power Electronics Specialist Conference Records, 1991.

.ENDS

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

$ACEx^{TM}$	FAST®	PACMAN™	SuperSOT™-3
Bottomless™	FASTr™	POP^{TM}	SuperSOT™-6
CoolFET™	GlobalOptoisolator™	PowerTrench ®	SuperSOT™-8
CROSSVOLT TM	GTO™ .	QFET™	SyncFET™
DenseTrench™	HiSeC™	QS™	TinyLogic™
DOME™	ISOPLANAR™	QT Optoelectronics™	UHC TM
EcoSPARK™	LittleFET™	Quiet Series™	UltraFET™
E^2CMOS^{TM}	MicroFET™	SILENT SWITCHER ®	VCX^{TM}
EnSigna™	MICROWIRE™	SMART START™	

FACT Quiet SeriesTM OPTOPLANARTM Star* PowerTM
Star* PowerTM
StealthTM

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.