
Features

- Industry Standard Architecture
 Emulates Many 20-Pin PALs®
 Low Cost Easy-to-Use Software Tools
- High Speed Electrically Erasable Programmable Logic Devices 7.5 ns Maximum Pin-to-Pin Delay
- Low Power ATF16V8BL 10 mA Maximum Standby
- CMOS and TTL Compatible inputs and Outputs input and I/O Puli-Up Resistors
- Advanced Flash Technology
 Reprogrammable
 100% Tested
- High Reliability CMOS Process 20 Year Data Retention 100 Erase/Write Cycles 2,000 V ESD Protection 200 mA Latchup Immunity
- Full Military, Commercial, and Industrial Temperature Ranges
- Dual-In-Line and Surface Mount Packages in Standard Pinouts

Block Diagram



Description


The ATF16V8B is a high performance CMOS (Electrically Erasable) Programmable Logic Device (PLD) which utilizes Atmel's proven electrically erasable Flash memory technology. Speeds down to 7.5 ns and power dissipation as low as 10 mA are offered. All speed ranges are specified over the full 5 V \pm 10% range for military and industrial temperature ranges, and 5 V \pm 5% for commercial ranges.

The ATF16V8BL provides the low power CMOS PLD solution, with low DC power (5.0 mA typical). The ATF16V8BL significantly reduces total system power and enhances system reliability

The ATF16V8Bs incorporate a superset of the generic architectures, which allows direct replacement of the 16R8 family and most 20-pin combinatorial PLDs. Eight outputs are each allocated eight product terms. Three different modes of operation, configured automatically with software, allow highly complex logic functions to be realized.

Pin Configurations

Pin Name	Function
CLK	Clock
ı	Logic Inputs
1/0	Bidirectional Buffers
Œ	Output Enable
vcc	+5 V Supply



High Performance Flash PLD

Preliminary





Absolute Maximum Ratings*

Temperature Under Bias55°C to	+125°C
Storage Temperature65°C to	+150°C
Voltage on Any Pin with Respect to Ground2.0 V to 4	-7.0 V ⁽¹⁾
Voltage on Input Pins with Respect to Ground During Programming2.0 V to +1	I4.0 V ⁽¹⁾
Programming Voltage with Respect to Ground2.0 V to +1	14.0 V ⁽¹⁾

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied.

Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note:

 Minimum voltage is -0.6 V dc, which may undershoot to -2.0 V for pulses of less than 20 ns. Maximum output pin voltage is Vcc + 0.75 V dc, which may overshoot to 7.0 V for pulses of less than 20 ns.

D.C. and A.C. Operating Conditions

	Commercial	Industrial	Military
Operating Temperature (Case)	0°C - 70°C	-40°C - 85°C	-55°C - 125°C
Vcc Power Supply	5 V ± 5%	5 V ± 10%	5 V ± 10%


D.C. Characteristics

Symbol	Parameter	Condition			Min	Max	Units
1 _{IL}	Input or I/O Low Leakage Current	0 ≤ VIN ≤ VIL(MAX)	ı			-150	μА
liH	Input or I/O High Leakage Current	3.5 ≤ V _{IN} ≤ V _{CC}				10	μА
			ATF16V8B	Com.		110	mA
lcc	Power Supply Current,	Vcc = MAX, Vin = MAX,	AIFIOVOD	Ind., Mil.		120	mA
	Standby	Outputs Open	ATF16V8BL	Com.		10	mA
	7'		AIFIOVODL	Ind., Mil.		15	mA
1	Clocked Power Supply	Vcc = MAX,	ATF16V8BL	Com.		15	mA/MHz ⁽²⁾
ICC2	Current	Outputs Open	AIFIOVODL	Ind., Mil.	,	20	mA/MHz ⁽²⁾
	Clocked Power Supply	Vcc = MAX,		Com.		115	mA
Iccs	Current	Outputs Open, f=25 MHz		Ind., Mil.		140	mA
los (1)	Output Short Circuit Current	Vout = 0.5 V				-130	mA
VIL	Input Low Voltage	* *			-0.5	0.8	٧
ViH	Input High Voltage				2.0	Vcc+0.75	٧
1/	Output Law Valtage	VIN = VIH OF VIL,	loL = 24 mA	Com., Ind.		0.5	٧
VoL	Output Low Voltage	Vonage VCC = MIN	loL = 16 mA	Mil.		0.5	٧
Vон	Output High Voltage	VIN=VIH or VIL, VCC=MIN	I _{OH} = -4.0 mA		2.4		٧

Notes: 1. Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30 sec.

2. Low frequency only, contact factory for Icc versus frequency characterization curves.

A.C. Waveforms (1)




Note: 1. Timing measurement reference is 1.5 V. Input AC driving levels are 0.0 V and 3.0 V, unless otherwise specified.

A.C. Characteristics (1)

		-7	7	-1	0	-1	5	-2	5	
Symbol	Parameter	Min	Max	Min	Max	Min	Мах	Min	Max	Units
tpD	Input or Feedback to Non-Registered Output	3	7.5	3	10	3	15	3	25	ns
tcF	Clock to Feedback		3		6		8		10	ns
tco	Clock to Output	2	5	2	7	2	10	2	12	ns
ts	Input or Feedback Setup Time	5		7.5		12		15		ns
tн	Hold Time	0		0		0		0		пs
tp	Clock Period	8		12		16		24		ns
tw	Clock Width	4		6		8		12	•	ns
	External Feedback 1/(ts+tco)		100		68		45		37	MHz
FMAX	Internal Feedback 1/(ts + tcr)		125		74		50		40	MHz
	No Feedback 1/(tp)		125		83		62		41	MHz
tea	Input to Output Enable — Product Term	3	9	3	10	3	15	3	25	ns
ten	Input to Output Disable — Product Term	2	9	2	10	2	15	2	25	ns
tpzx	OE pin to Output Enable	2	6	2	10	2	15	2	20	ns
tpxz	OE pin to Output Disable	1.5	6	1.5	10	1.5	15	1.5	20	ns

Note: 1. See ordering information for valid part numbers and speed grades.

Input Test Waveforms and Measurement Levels:



Output Test Loads:

Commercial Military 5.0V R1=200 OUTPUT PIN R2=390 CL=50pF R2=750 Military OUTPUT PIN CL=50pF R2=750





Pin Capacitance $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions
CIN	5	8	pF	VIN = 0 V
Соит	6	8	pF	Vout = 0 V


Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

Power Up Reset

The registers in the ATF16V8Bs are designed to reset during power up. At a point delayed slightly from V_{CC} crossing V_{RST}, all registers will be reset to the low state. As a result, the registered output state will always be high on power-up.

This feature is critical for state machine initialization. However, due to the asynchronous nature of reset and the uncertainty of how V_{CC} actually rises in the system, the following conditions are required:

- 1) The V_{CC} rise must be monotonic,
- After reset occurs, all input and feedback setup times must be met before driving the clock term high, and
- The signals from which the clock is derived must remain stable during tpg.



Parameter	Description	Тур	Max	Units
ten	Power-Up Reset Time	600	1,000	ns
V _{RST}	Power-Up Reset Voltage	3.8	4.5	V

Preload of Registered Outputs

The ATF16V8B's registers are provided with circuitry to allow loading of each register with either a high or a low. This feature will simplify testing since any state can be forced into the registers to control test sequencing. A JEDEC file with preload is generated when a source file with vectors is compiled. Once downloaded, the JEDEC file preload sequence will be done automatically by most of the approved programmers after the programming.

Security Fuse Usage


A single fuse is provided to prevent unauthorized copying of the ATF16V8B fuse patterns. Once programmed, fuse verify and preload are inhibited. However, the 64-bit User Signature remains accessible.

The security fuse should be programmed last, as its effect is immediate.


Input and I/O Pull-Ups

The ATF16V8B and ATF16V8BL have internal input and I/O active pull-up resistors. Therefore, whenever inputs or I/Os are not being driven externally, they will float to Vcc. This ensures that all logic array inputs are at known states. These are relatively weak active pull-ups that can easily be overdriven by TTL-compatible drivers (see input and I/O diagrams below).

Input Diagram



I/O Diagram



Functional Logic Diagram Description

The Logic Option and Functional Diagrams describe the ATF16V8B architecture. Eight configurable macrocells can be configured as a registered output, combinatorial I/O, combinatorial output, or dedicated input.

The ATF16V8B can be configured in one of three different modes. Each mode makes the ATF16V8B look like a different device. Most PLD compilers can choose the right mode automatically. The user can also force the selection by supplying the compiler with a mode selection. The determining factors would be the usage of register versus combinatorial outputs and dedicated outputs versus outputs with output enable control.

The ATF16V8B universal architecture can be programmed to emulate many 20-pin PAL devices. These architectural subsets

can be found in each of the configuration modes described in the following pages. The user can download the listed subset device JEDEC programming file to the PLD programmer, and the ATF16V8B can be configured to act like the chosen device. Check with your programmer manufacturer for this capability. Unused product terms are automatically disabled by the com-

piler to decrease power consumption. A Security Fuse, when programmed, protects the content of the ATF16V8B. Eight bytes (64 fuses) of User Signature are accessible to the user for purposes such as storing project name, part number, revision, or date. The User Signature is accessible regardless of the state of the Security Fuse.

Compiler Mode Selection

	Registered	Complex	Simple	Auto Select
ABEL, Atmel-ABEL	P16V8R	P16V8C	P16V8AS	P16V8
CUPL	G16V8MS	G16V8MA	G16V8AS	G16V8
LOG/IC	GAL16V8_R	GAL16V8_C7	GAL16V8_C8	GAL16V8
OrCAD-PLD	"Registered"	"Complex"	"Simple"	GAL16V8A
PLDesigner	P16V8R	P16V8C	P16V8C	P16V8A
Tango-PLD	G16V8R	G16V8C	G16V8AS	G16V8





ATF16V8B Registered Mode

PAL Device Emulation / PAL Replacement


The registered mode is used if one or more registers are required. Each macrocell can be configured as either a registered or combinatorial output or I/O, or as an input. For a registered output or I/O, the output is enabled by the \overline{OE} pin, and the register is clocked by the CLK pin. Eight product terms are allocated to the sum term. For a combinatorial output or I/O, the output enable is controlled by a product term, and seven product

terms are allocated to the sum term. When the macrocell is configured as an input, the output enable is permanently disabled.


Any register usage will make the compiler select this mode. The following registered devices can be emulated using this mode:

16R8 16RP8 16R6 16RP6 16R4 16RP4

Registered Mode Option



Registered Mode Logic Diagram







ATF16V8B Complex Mode

PAL Device Emulation/PAL Replacement

In the Complex Mode, combinatorial output and I/O functions are possible. Pins 1 and 11 are regular inputs to the array. Pins 13 through 18 have pin feedback paths back to the AND-array, which makes full I/O capability possible. Pins 12 and 19 (outermost macrocells) are outputs only. They do not have input capability. In this mode, each macrocell has seven product terms going to the sum term and one product term enabling the output.


Combinatorial applications with an OE requirement will make the compiler select this mode. The following devices can be emulated using this mode:

16L8


16H8

16P8

Complex Mode Option



Complex Mode Logic Diagram







ATF16V8B Simple Mode


PAL Device Emulation / PAL Replacement

In the Simple Mode, 8 product terms are allocated to the sum term. Pins 15 and 16 (center macrocells) are permanently configured as combinatorial outputs. Other macrocells can be either inputs or combinatorial outputs with pin feedback to the AND-array. Pins 1 and 11 are regular inputs.

The compiler selects this mode when all outputs are combinatorial without OE control. The following simple PALs can be emulated using this mode:


10L8	10H8	10P8
12L6	12H6	12P6
14L4	14H4	14 P 4
16L2	16H2	16P2

Simple Mode Option



* - Pins 15 and 16 are always enabled.

Simple Mode Logic Diagram







Ordering Information

tpd (ns)	ts (ns)	tco (ns)	Ordering Code	Package	Operation Range
7.5	5	5	ATF16V8B-7GC ATF16V8B-7JC ATF16V8B-7PC	20D3 20J 20P3	Commercial (0°C to 70°C)
10	7.5	7	ATF16V8B-10GC ATF16V8B-10JC ATF16V8B-10PC ATF16V8B-10SC	20D3 20J 20P3 20S	Commercial (0°C to 70°C)
		·	ATF16V8B-10GI ATF16V8B-10JI ATF16V8B-10PI ATF16V8B-10SI	20D3 20J 20P3 20S	Industrial (-40°C to 85°C)
			ATF16V8B-10GM ATF16V8B-10NM	20D3 20L	Military (-55°C to 125°C)
			ATF16V8B-10GM/883 ATF16V8B-10NM/883	20D3 20L	Military/883C (-55°C to 125°C) Class B, Fully Compliant
15	12	10	ATF16V8B-15GC ATF16V8B-15JC ATF16V8B-15PC ATF16V8B-15SC	20D3 20J 20P3 20S	Commercial (0°C to 70°C)
			ATF16V8B-15GI ATF16V8B-15JI ATF16V8B-15PI ATF16V8B-15SI	20D3 20J 20P3 20S	Industrial (-40°C to 85°C)
			ATF16V8B-15GM ATF16V8B-15NM	20D3 20L	Military (-55°C to 125°C)
			ATF16V8B-15GM/883 ATF16V8B-15NM/883	20D3 20L	Military/883C (-55°C to 125°C) Class B, Fully Compliant
25	15	12	ATF16V8B-25GC ATF16V8B-25JC ATF16V8B-25PC ATF16V8B-25SC	20D3 20J 20P3 20S	Commercial (0°C to 70°C)
£ .			ATF16V8B-25GI ATF16V8B-25JI ATF16V8B-25PI ATF16V8B-25SI	20D3 20J 20P3 20S	Industrial (-40°C to 85°C)

Ordering Information

t _{PD} (ns)	ts (ns)	tco (ns)	Ordering Code	Package	Operation Range
10	7.5	7	ATF16V8BL-10GC ATF16V8BL-10JC ATF16V8BL-10PC	20D3 20J 20P3	Commercial (0°C to 70°C)
			ATF16V8BL-10GI ATF16V8BL-10JI ATF16V8BL-10PI ATF16V8BL-10SI	20D3 20J 20P3 20S	Industrial (-40°C to 85°C)
15	12	10	ATF16V8BL-15GC ATF16V8BL-15JC ATF16V8BL-15PC ATF16V8BL-15SC	20D3 20J 20P3 20S	Commercial (0°C to 70°C)
			ATF16V8BL-15GI ATF16V8BL-15JI ATF16V8BL-15PI ATF16V8BL-15SI	20D3 20J 20P3 20S	Industrial (-40°C to 85°C)
			ATF16V8BL-15GM ATF16V8BL-15NM	20D3 20L	Military (-55°C to 125°C)
			ATF16V8BL-15GM/883 ATF16V8BL-15NM/883	20D3 20L	Military/883C (-55°C to 125°C) Class B, Fully Compliant

	Package Type					
20D3	20 Lead, 0.300" Wide, Ceramic Dual Inline Package (Cerdip)	****				
20J	20 Lead, Plastic J-Leaded Chip Carrier (PLCC)	V				
20L	20 Pad, Ceramic Leadless Chip Carrier (LCC)					
20P3	20 Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)					
205	20 Lead, 0.300" Wide, Plastic Gull Wing Small Outline (SOIC)					

