### Data Sheet March 1992



# **ATT7C186**

# High-Speed CMOS SRAM 64 Kbits (8K x 8), Flash Clear

### **Features**

- High-speed read-access time 12 ns maximum access time
- High-speed flash clear
- Automatic powerdown during long cycles
- Advanced CMOS technology
- Industry-standard pinout
- Data retention at 2 V for battery backup operation

- Plug-compatible with IDT7165
- Low-power operation
  - Active: 750 mW typical at 25 ns
  - Standby: 500 μW typical
- Package styles available:
  - 28-pin, plastic DIP
  - 28-pin, plastic SOJ (J-lead)

# **Description**

The ATT7C186 device is a high-performance, low-power, CMOS static RAM organized as 8,192 words by 8 bits per word with the 8-bit data input/output on shared I/O pins. The device is offered in the industry-standard 8K x 8 SRAM pinout with a flash-clear function implemented on pin 1, which is normally a no connect.

The ATT7C186 device is available in four speeds with maximum access times from 12 ns to 25 ns. Operation is from a single 5 V power supply. Power consumption is 750 mW (typical) at 25 ns. Dissipation drops to 75 mW (typical) when the memory is in automatic powerdown mode. To speed switching and reduce ground bounce, noise-controlling 3-V\* output circuitry is incorporated. This limits Voh swings, while

still maintaining full TTL compatibility.

Two standby modes are available. Automatic powerdown during long cycles reduces power consumption when memory is put into powerdown mode by deselecting CE2, or during read or write accesses that are longer than the minimum access time.

In addition, data can be retained in inactive storage with a supply voltage as low as 2 V. The ATT7C186 typically consumes only 30  $\mu$ W at 3 V, thereby allowing effective battery backup operation.

\*3-V is a trademark of Logic Devices, Inc.




Figure 1. Block Diagram




Figure 2. Pin Diagram

Table 1. Pin Descriptions

Pin	Name/Function
A0—A12	Address
1/00—1/07	Data Input/Output
CLEAR	Clear Address Tag
CE 1 and CE2	Chip Enable
OE	Output Enable
WE	Write Enable
GND	Ground
Vcc	Power

# **Functional Description**

The ATT7C186 device provides asynchronous (unclocked) operation with matching access and cycle times. Two chip enables and a 3-state I/O bus with a separate output-enable control simplify the connection of several chips for increased storage capacity. Memory locations are specified on address pins A0 through A12 with the functions as defined in Table 2.

During CLEAR, the state of the <u>I/O</u> pins remains completely defined by the WE, CE1, CE2, and OE control inputs. Data-in has the same polarity as data-out. Latch-up and static discharge protection are provided on-chip. The ATT7C186 can withstand an injection of up to 200 mA on any pin without damage.

# **Absolute Maximum Ratings**

Stresses in excess of the Absolute Maximum Ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operational sections of this data sheet. Exposure to Absolute Maximum Ratings for extended periods can adversely affect device reliability.

Parameter	Symbol	Min	Max	Unit
Storage Temperature	Tstg	-65	150	°C
Operating Ambient Temperature	Ta	<b>-</b> 55	125	°C
Supply Voltage with Respect to Ground	Vcc	-0.5	7.0	V
Input Signal with Respect to Ground	_	-3.0	7.0	V
Signal Applied to High-impedance Output		-3.0	7.0	V
Output Current into Low Outputs	_	_	25	mA
Latch-up Current		>200		mA

# **Recommended Operating Conditions**

Mode	Temperature Range (Ambient)	Supply Voltage
Active Operation	0 °C to 70 °C	4.5 V ≤ Vcc ≤ 5.5 V
Data Retention	0 °C to 70 °C	2.0 V ≤ Vcc ≤ 5.5 V

### **Truth Table**

Table 2. Truth Table

CE1	CE2	WE	OE	CLEAR	Inputs/Outputs	Mode	Power
Х	Х	Х	Х	L	<del>-</del>	Clear A11 bits to low	Active
Н	Н	Х	Х	Н	High Z	Deselect	Active*
Х	L	X	Х	Н	High Z	Powerdown	Standby (Icc2 and Icc3)
L	Н	Н	Н	Н	High Z	Output Disabled	Active*
L	Н	Н	L	Н	Data Out	Read	Active
L	Н	L	Х	Н	Data In	Write	Active

<sup>\*</sup>Icc≅ Icc1 at to followed by powerdown after tICHICL has elapsed.

### **Electrical Characteristics**

#### **Table 3. General Electrical Characteristics**

Over all Recommended Operating Conditions

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Output Voltage:						
High	Vон	IOH = -4.0  mA, VCC = 4.5  V	2.4	_		٧
Low	Vol	loL = 8.0 mA	_	-	0.4	٧
Input Voltage:						
High	ViH	<del>-</del>	2.2	_	Vcc + 0.3	V
Low <sup>1</sup>	VIL	<del>-</del>	-3.0	_	0.8	V
Input Current	lix	Ground ≤ Vı ≤ Vcc	-10		10	μA
Output Leakage Current	loz	Ground ≤ Vo ≤ Vcc, CE = Vcc	-10		10	μА
Output Short Current	los	Vo = Ground, Vcc = Max <sup>2</sup>	_	_	-350	mA
Vcc Current:						
Inactive <sup>3</sup>	lcc2		_	15	30	mA
Standby <sup>4</sup>	lcc3	_	l —	100	500	μA
DR Mode	ICC4	$Vcc = 3.0 V^5$	_	10	250	μА
Capacitance:						
Input	Cı	$T_A = 25  ^{\circ}C$ , $V_{CC} = 5.0  V$	<b> </b>	_	5	pF
Output	Co	Test frequency = 1 MHz <sup>6</sup>	_		7	pF

This device provides hard clamping of transient undershoot. Input levels below ground are clamped beginning at -0.6 V. A current in
excess of 100 mA is required to reach -2 V. The device can withstand indefinite operation with inputs as low as -3 V, subject only to
power dissipation and bond-wire fusing constraints.

Table 4. Electrical Characteristics by Speed

Parameter	Symbol	Test		Speed (ns)			Unit
		Conditions	25	20	15	12	
Max Vcc Current, Active	ICC1	*	120	140	185	225	mA

Tested with outputs open and all address and data inputs changing at the maximum write-cycle rate. The device is continuously enabled for writing, i.e., CE1, CE2, and WE ≤ VIL. Input pulse levels are 0 V to 3.0 V. Max lcc shown applies over the active operating temperature range.

<sup>2.</sup> Duration of the output short-circuit should not exceed 30 s.

<sup>3.</sup> Tested with outputs open and all address and data inputs changing at the maximum write-cycle rate. The device is continuously disabled, i.e., CE1 ≥ VIH or CE2 ≤ VIL.

<sup>4.</sup> Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., CE1 = Vcc, CE2 = ground. Input levels are within 0.2 V of Vcc or ground.

<sup>5.</sup> Data retention operation requires that Vcc never drops below 2.0 V. The must be ≥ Vcc − 0.2 V. For the ATT7C186, all other inputs meet Vin < 0.2 V or Vin ≥ Vcc − 0.2 V to ensure full powerdown.

<sup>6.</sup> This parameter is not 100% tested.

# **Timing Characteristics**

### Table 5. Read Cycle<sup>1, 2, 3, 4</sup>

Over all Recommended Operating Conditions; all measurements in ns. Test conditions assume input transition times of <3 ns, reference levels of 1.5 V, input pulse levels of 0 V to 3.0 V (see Figure 10), and output loading for specified lo<sub>L</sub> and lo<sub>H</sub> +30 pF (see Figure 9A).

Symbol	Parameter	Speed (ns)							
		2	5	20		15		12	
		Min	Max	Min	Max	Min	Max	Min	Max
tADXADX, tCE1LCE1H	Read-cycle Time	25	_	20	-	15	-	12	_
tADXDOV	Address Change to Output Valid <sup>5, 6</sup>	_	25	_	20	_	15		12
tADXDOX	Address Change to Output Change	3		3		3	_	3	
tCE1LDOV	CE1 Low to Output Valid <sup>5, 7</sup>	_	12	_	10	_	8		6
tCE2HDOV	CE2 High to Output Valid <sup>5, 7</sup>	_	25	_	20		15	_	12
tCE1LDOZ, tCE2HDOZ	Chip Enable Active to Output Low-Z <sup>8, 9</sup>	3	-	3	-	3	-	3	_
tCE2LDOZ, tCE1HDOZ	Chip Enable Inactive to Output High-Z <sup>8, 9</sup>	_	10	-	8	_	8	_	5
tOELDOV	Output Enable Low to Output Valid		12		10	_	8	_	6
tOELDOZ	Output Enable Low to Output Low-Z <sup>8, 9</sup>	0		0	_	0	_	0	
tOEHDOZ	Output Enable High to Output High-Z <sup>8, 9</sup>	_	10		8		5	_	5
tADXICH, tCE2HICH	Input Transition to Powerup <sup>10, 11</sup>	0		0	_	0	_	0	_
tICHICL, tCE2LICL	Powerup to Powerdown <sup>10, 11</sup>		25	_	20	_	20	_	20

- 1. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, t ADXWEH (Table 6) is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time
- 2. All address timings are referenced from the last valid address line to the first transitioning address line.
- 3. CE1, CE2, or WE must be inactive during address transitions.
- 4. This product is a very high-speed device, and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the Vcc and ground planes directly up to the contactor fingers. A 0.01 μF high-frequency capacitor is also required between Vcc and ground. To avoid signal reflections, proper terminations must be used.
- 5. WE is high for the read cycle.
- 6. During this state, the chip is continuously selected ( CE1 low, CE2 high).
- 7. All address lines are valid prior to or coincident with the later of CE1 or CE2 transition to active.
- 8. At any given temperature and voltage condition, output-disable time is less than output-enable time for any given device.
- 9. Transition is measured ±200 mV from steady-state voltage with specified loading in Figure 9B. This parameter is sampled and not 100% tested.
- 10. This parameter is not 100% tested.
- 11. Powerup from lcc2 to lcc1 occurs as a result of any of the following conditions: (1) falling edge of CE2, (2) falling edge of WE (CE1 and CE2 active), (3) transition on any address line (CE1 and CE2 active), or (4) transition on any data line (CE1, CE2, and WE active). The device automatically powers down from lcc1 to lcc2 after tICHICL has elapsed from any of the powerup triggers. Power dissipation is dependent only on cycle rate, not on chip-select pulse width.

Table 6. Write Cycle<sup>1, 2, 3, 4</sup> (See Figures 5, 6, and 8).

Over all Recommended Operating Conditions; all measurements in ns. Test conditions assume input transition times of <3 ns, reference levels of 1.5 V, input pulse levels of 0 V to 3.0 V (see Figure 10), and output loading for specified lo<sub>L</sub> and lo<sub>H</sub> +30 pF (see Figure 9A).

Symbol	Parameter	Speed (ns)							
		25		2	0	15		1	2
		Min	Max	Min	Max	Min	Max	Min	Max
tADXADX	Write-cycle Time	20		20		15		12	
tCE2HCE2L, tCE1LCE1H	Chip Enable Active to End of Write	15	1	15	1	12	_	10	_
tADXWEX, tADXWEL	Address Change to Beginning of Write	0		0	1	0	1	0	_
tADXWEH tADXCEH	Address Change to End of Write	15	1	15		12		10	_
tWEHADX, tCEHADX	End of Write to Address Change	0	_	0		0	-	0	_
tWELWEH, tWELCEH	Write Enable Low to End of Write	15	_	15		12		10	
tDIVCEH, tDIVWEH	Data Invalid to Chip Enable High	10	_	10	1	7		6	
tWEHDIX, tCEHDIX	End of Write to Data Change	0	_	0	1	0		0	_
tWEHDOZ	Write Enable High to Output Low-Z <sup>5, 6</sup>	0		0		0	_	0	—
tWELDOZ	Write Enable Low to Output High-Z <sup>5, 6</sup>	7		7		5	_	4	_
tCE2HICH, tCE1LICH	Chip Enable Active to Powerup <sup>7, 8</sup>	0	_	0	_	0		0	
tWEHICL tCEHICL	Write Enable High to Powerdown <sup>7, 8</sup>	0	_	0		0		0	
tCEHVCL	Chip Enable Inactive to Data Retention <sup>7</sup>	0	_	0		0		0	

- Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system
  driving the chip. For example, tADXWEH is specified as a minimum since the external system must supply at least that much time to
  meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device.
  Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- 2. All address timings are referenced from the last valid address line to the first transitioning address line.
- 3. CE1, CE2, or WE must be inactive during address transitions.
- 4. This product is a very high-speed device, and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the Vcc and ground planes directly up to the contactor fingers. A 0.01 μF high-frequency capacitor is also required between Vcc and ground. To avoid signal reflections, proper terminations must be used.
- 5. At any given temperature and voltage condition, output-disable time is less than output-enable time for any given device.
- Transition is measured ±200 mV from steady-state voltage with specified loading in Figure 9B. This parameter is sampled and not 100% tested.
- 7. This parameter is not 100% tested.
- 8. Powerup from lcc2 to lcc1 occurs as a result of any of the following conditions: (1) falling edge of CE2, (2) falling edge of WE (CE1 and CE2 active), (3) transition on any address line (CE1 and CE2 active), or (4) transition on any data line (CE1, CE2, and WE active). The device automatically powers down from lcc1 to lcc2 after tlCHICL has elapsed from any of the powerup triggers. Power dissipation is dependent only on cycle rate, not on chip-select pulse width.

### Table 7. CLEAR Cycle

Over all Recommended Operating Conditions; all measurements in ns. Test conditions assume input transition times of <3 ns, reference levels of 1.5 V, input pulse levels of 0 V to 3.0 V (see Figure 10), and output loading for specified lo<sub>L</sub> and lo<sub>H</sub> +30 pF (see Figure 9A).

Symbol	Parameter	Speed (ns)							
			25		20		5	12	
		Min	Max	Min	Max	Min	Max	Min	Max
tCLCL	Clear Cycle Time	55	_	45	_	35	1	30	
tCLCH	CLEAR Pulse Width	15	_	15		12		12	-
tCLWEX	CLEAR Low to Inputs Don't Care	0	_	0		0	_	0	-
tCLICL	CLEAR Low to Powerdown		55		45	_	35	_	30
tCLICH	CLEAR Low to Powerup	0	_	0	_	0	_	0	_

#### Notes:

Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tADXWEH (Table 6) is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.


All address timings are referenced from the last valid address line to the first transitioning address line.

CE1, CE2, or WE must be inactive during address transitions.

This product is a very high-speed device, and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the Vcc and ground planes directly up to the contactor fingers. A 0.01 µF high-frequency capacitor is also required between Vcc and ground. To avoid signal reflections, proper terminations must be used.

The flash-clear cycle is edge-triggered on the falling edge of CLEAR and lasts for tCLICL. During this time, the WE control input is internally disabled regardless of the state of CLEAR during tCLICL. Multiple CLEAR pulses during tCLICL are locked out. A new flash-clear cycle is only initiated on the first falling CLEAR edge after completion of the previous clear cycle. To ensure a complete clear of the entire memory array on powerup, the falling CLEAR edge should only be issued after Vcc has reached its normal operating voltage.

### **Timing Diagrams**




#### Notes:

WE is high for the read cycle.

The chip is continuously selected ( CE1 low, CE2 high).

Figure 3. Read Cycle — Address-Controlled




#### Notes:

WE is high for the read cycle.

All address lines are valid prior to or coincident with the later of CE1 and CE2 transition to active.

Figure 4. Read Cycle — CE / OE -Controlled



#### Notes:


The internal write cycle of the memory is defined by the overlap of CE1 and CE2 active and WE low. All three signals must be active to initiate a write. Any signal can terminate a write by going inactive. The address, data, and control input setup and hold times should be referred to the signal that becomes active last or becomes inactive first.

If WE goes low before or concurrent with the later of CE1 or CE2 going active, the output remains in a high-impedance state.

If CE1 and CE2 go inactive before or concurrent with WE going high, the output remains in a high-impedance state.

Powerup from lcc2 to lcc1 occurs as a result of any of the following conditions: (1) falling edge of CE2, (2) falling edge of WE (CE1 and CE2 active), (3) transition on any address line (CE1 and CE2 active), or (4) transition on any data line (CE1, CE2, and WE active). The device automatically powers down from lcc1 to lcc2 after tICHICL has elapsed from any of the powerup triggers. Power dissipation is dependent only on cycle rate, not on chip-select pulse width.

Figure 5. Write Cycle — WE -Controlled



#### Notes


The internal write cycle of the memory is defined by the overlap of CE1 and CE2 active and WE low. All three signals must be active to initiate a write. Any signal can terminate a write by going inactive. The address, data, and control input setup and hold times should be referred to the signal that becomes active last or becomes inactive first.

If WE goes low before or concurrent with the later of CE1 or CE2 going active, the output remains in a high-impedance state.

If CE1 and CE2 go inactive before or concurrent with WE going high, the output remains in a high-impedance state.

Powerup from lcc2 to lcc1 occurs as a result of any of the following conditions: (1) falling edge of CE2, (2) falling edge of WE (CE1 and CE2 active), (3) transition on any address line (CE1 and CE2 active), or (4) transition on any data line (CE1, CE2, and WE active). The device automatically powers down from lcc1 to lcc2 after tICHICL has elapsed from any of the powerup triggers. Power dissipation is dependent only on cycle rate, not on chip-select pulse width.

Figure 6. Write Cycle — CE -Controlled



Note: The flash-clear cycle is edge-triggered on the falling edge of CLEAR and lasts for tCLICL. During this time, the WE control input is internally disabled regardless of the state of CLEAR during tCLICL. Multiple CLEAR pulses during tCLICL are locked out. A new flash-clear cycle is only initiated on the first falling CLEAR edge after completion of the previous clear cycle. To ensure a complete clear of the entire memory array on powerup, the falling CLEAR edge should only be issued after Vcc has reached its normal operating voltage.

Figure 7. CLEAR Timing




Figure 8. Data Retention




Figure 9. Test Loads





Figure 10. Transition Times

# **Outline Diagrams**


### 28-Pin, Plastic DIP

Dimensions are in inches and (millimeters).




### 28-Pin, Plastic SOJ

Dimensions are in inches and (millimeters).



# **Ordering Information**



### Operating Range 0 °C to 70 °C

Package Style Performance Speed								
	25 ns	20 ns	15 ns	12 ns				
28-Pin, Plastic DIP	ATT7C186P-25	ATT7C186P-20	ATT7C186P-15	ATT7C186P-12				
28-Pin, Plastic SOJ	ATT7C186J-25	ATT7C186J-20	ATT7C186J-15	ATT7C186J-12				

For additional information, contact your AT&T Account Manager or the following:

U.S.A.: AT&T Microelectronics, Dept. AL-520404200, 555 Union Boulevard, Allentown, PA 18103

1-800-372-2447, FAX 215-778-4106 (In CANADA: 1-800-553-2448, FAX 215-778-4106)

EUROPE: AT&T Microelectronics, AT&T Deutschland GmbH, Bahnhofstr. 27A, D-8043 Unterfoehring, Germany

Tel. (49) 89 95086-0, FAX (49) 89 95086-333

ASIA PACIFIC: AT&T Microelectronics Asia/Pacific, 14 Science Park Drive, #03-02A/04 The Maxwell, Singapore 0511

Tel. (65) 778-8833, FAX (65) 777-7495, Telex RS 42898 ATTM

JAPAN: AT&T Microelectronics, AT&T Japan Ltd., 31-11, Yoyogi 1-chome, Shibuya-ku, Tokyo 151, Japan

Tel. (03) 5371-2700, FAX (03) 5371-3556

SPAIN: AT&T Microelectronica de España, Poligono Industrial de Tres Cantos (Zona Oeste), 28770 Colmenar Viejo, Madrid, Spain

Tel. (34) 1-8071441, FAX (34) 1-8071420

AT&T reserves the right to make changes to the product(s) or information contained herein without notice. No liability is assumed as a result of their use or application. No rights under any patent accompany the sale of any such product(s) or information.

Copyright © 1992 AT&T All Rights Reserved Printed in U.S.A.

March 1992

DS91-133MMOS (Replaces DS91-016MMOS)



