Features


- Third Generation Programmable Logic Structure High Density Replacement for Discrete Logic
- High Speed Plus a New Low Power Version
- Increased Logic Flexibility
 42 Inputs and 20 Sum terms
- Flexible Output Logic

20 Flip-Flops - 10 Extra

All Can Be Individually Buried or 10 Output Directly
Each has Individual Asynchronous Reset and Clock Terms

- Multiple Feedback Paths Provide for Buried State Machines and I/O Bus Compatibility
- Proven and Reliable High Speed CMOS EPROM Process 2000 V ESD Protection 200 mA Latchup Immunity
- Reprogrammable Tested 100% for Programmability
- 24-pin, 300-mil Dual-In-line and 28-Lead Surface Mount Packages

Logic Diagram



Description

The ATV750/L is 100% more powerful than most other programmable logic devices in 24-pin packages. Increased product terms, sum terms, and flip-flops translate into more <u>usable</u> gates. Each of the ATV750's 22 logic pins can be used as an input. Ten of these can be used as input, output, or bi-directional I/O pins. All 20 flip-flops can be fed back into the array inde-

pendently. This flexibility allows burying all of the sum terms and flip-flops.

There are 171 product terms available. A variable format is used to assign between four and

eight product terms per sum term. There are two sum terms per output, providing added flexibility.

The ATV750/L has more flip-flops available than other PLDs in this density range. Complex


Product terms are available providing asynchronous resets, flip-flop clocks, and output enables. One reset and one clock term are provided per flip-flop, with one enable term per output. One product term provides a global synchronous preset. Register preload simplifies testing. The device has an internal power up clear function.

Pin Configurations

Pin Name	Function
ìN	Logic Inputs
1/0	Bidirectional Buffers
*	No Internal Connection
Vcc	+5V Supply

state machines are easily implemented.

		DII	<u> </u>	IC		
IN			0		L	
	Ч			24	Ľ	Vcc
IN	Ч	2		23	P	VÇ
IN	חחח	3		22	Þ	VC
IN	d	4		21	Þ	VC
IN		5		20	Þ	VC
IN	d	6		19	Þ	VC
IN		7		18	Þ	VC
IN	d	8		17	Þ	VC
IN	d	9		16	Þ	VC
IN	Ц	10		15	Þ	VC
lN	d	11		14		VO
GND	q	12		13	Þ	IN





1074177 0008646 465

High Density UV Erasable Programmable Logic Device

0024C

1-131



Absolute Maximum Ratings*

Temperature Under Bias55°C to +125°C	
Storage Temperature65°C to +150°C	
Voltage on Any Pin with Respect to Ground2.0 V to +7.0 V ⁽¹⁾	
Voltage on Input Pins with Respect to Ground During Programming2.0 V to +14.0 V ⁽¹⁾	
Programming Voltage with Respect to Ground2.0 V to +14.0 V ⁽¹⁾	
Integrated UV Erase Dose7258 W-sec/cm ²	


*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note:

Combined Terms

 Minimum voltage is -0.6 V dc which may undershoot to -2.0 V for pulses of less than 20 ns. Maximum output pin voltage is VCC+0.75 V dc which may overshoot to +7.0 V for pulses of less than 20 ns.


Logic Options




From I/O Pin Q1 Q1 Q0 SP SP CKI ARI CKI ARI CKI ARI CKI ARI CKI ARI ARI CKI ARI CKI ARI ARI CKI ARI ARI CKI ARI ARI ARI

Separate Terms

Output Options





D.C. and A.C. Operating Conditions

		ATV750-20	ATV750/L-25
Operating Temperature (Case)	Com.	0°C - 70°C	0°C - 70°C
	Ind.	-40°C - 85°C	-40°C - 85°C
	Mil.	-55°C - 125°C	-55°C - 125°C
V _{CC} Power Supply		5 V ± 10%	5 V ± 10%

1-132 ATV750/L

■ 1074177 0008647 3T1 ■

D.C. Characteristics

Symbol	Parameter	Condition			Min	Тур	Max	Units
lu	Input Load Current	V _{IN} = -0.1 V to V _{CC} +1	٧	-			10	μА
ilo	Output Leakage Current	Vout = -0.1 V to Vcc+0.1 V					10	μА
İ		V _{IN} = GND, Outputs Open	ATV750	Com.			120	mA
loc	Power Supply Current		A1 V730	Ind.,Mil.			140	mA
	Current		ATV750L	Com.		1.0	12	mA
				Ind.,Mil.		1.0	15	mA
ICC2 (2)	Clocked Power	VCC = MAX,	ATV750L ⁽²⁾	Com.		3.0		mA/MHz
.002	Supply Current	Outputs Open		Ind.,Mil.		3.0		mA/MHz
los ⁽¹⁾	Output Short Circuit Current	V _{OUT} = 0.5 V					-120	mA
ViL	Input Low Voltage				-0.6		0.8	٧
ViH	Input High Voltage				2.0		V _{CC} +0.75	٧
	Outrout Laws		loL = 12 mA	Com.,Ind.			0.5	٧
VoL	Output Low Voltage	VIN = VIH OR VIL, VCC = MIN	I _{OL} = 8 mA	Mil.			0.5	٧
			I _{OL} = 24 mA	, Com.			1.0	٧
VoH	Output High	VIN = VIH or VIL,	loн = -100 µ	ıA	Vcc-0.3			٧
• On	Voltage	CC = MIN	loн = -4.0 m	nA	2.4		41.11	٧

Notes: 1. Not more than one output at a time should be shorted. Dura- 2. See ICC vs frequency curves at end tion of short circuit test should not exceed 30 sec.


of datasheet.



1-133



A.C. Waveforms (1)



Note: 1. Timing measurement reference is 1.5 V. Input AC driving levels are 0.0 V and 3.0 V, unless otherwise specified.


ATV750/L -

1074177 0008649 174

A.C. Characteristics


		ATV750-20		ATV7	50/L-25		
Symbol	Parameter	Min	Max	Min	Max	Units	
tpD	Input or Feedback to Non-Registered Output		20		25	ns	
tEA	Input to Output Enable		20		25	ns	
ter	Input to Output Disable		20		25	ns	
tco	Clock to Output		20		22	ns	
tcF	Clock to Feedback	5	10	5	10	ns	
ts	Input Setup Time	10		12		ns	
tsF	Feedback Setup Time	5		7		ns	
tH	Hold Time	5		5		ns	
tP	Clock Period	18		22		ns	
tw	Clock Width	8		10 .		ns	
FMAX	Maximum Frequency		55		45	MHz	
taw	Asynchronous Reset Width	15		20		ns	
tar	Asynchronous Reset Recovery Time	15		20		ns	
tap	Asynchronous Reset to Registered Output Reset		20		25	ns	
tsp	Setup Time, Synchronous Preset	12		15		ns	

Input Test Waveforms and Measurement Levels



tR, tF < 5 ns (10% to 90%)

Output Test Load






1-135

💻 1074177 0008650 996 📼




Functional Logic Diagram ATV750, Upper Half



1-136 ATV750/L

💻 1074177 0008651 822 🚾

1-137




1074177 0008652 769 🖿



Preload of Registered Outputs

The ATV750's registers are provided with circuitry to allow loading of each register asynchronously with either a high or a low. This feature will simplify testing since any state can be forced into the registers to control test sequencing. A V_{IH} level on the I/O pin will force the register high; a V_{IL} will force it low,

independent of the output polarity. The preload state is entered by placing an 10.5-V to 11.5-V signal on pin 8 on DIPs, and pin 10 on SMPs. When the clock term is pulsed high, the data on the I/O pin is placed into the register chosen by the Select Pin.




Level forced on registered output pin during PRELOAD cycle	Select Pin State	Register #1 state after cycle	Register #2 State after cycle
VIH	Low	High	x
VIL	Low	Low	X
VIH	High	X	High
ViL	High	X	Low

Power Up Reset

The registers in the ATV750/L are designed to reset during power up. At a point delayed slightly from V_{CC} crossing 3.8 V, all registers will be reset to the low state. The output state will depend on the polarity of the output buffer.

This feature is critical for state machine initialization. However, due to the asynchronous nature of reset and the uncertainty of how V_{CC} actually rises in the system, the following conditions are required:

- 1) The V_{CC} rise must be monotonic,
- 2) After reset occurs, all input and feedback setup times must be met before driving the clock term high, and
- The signals from which the clock is derived must remain stable during tpr.



Parameter	Description	Min	Тур	Max	Units
ter	Power-Up Reset Time		600	1000	ns

Pin Capacitance (f = 1 MHz, T = 25°C) (1)

	Тур	Max	Units	Conditions
Cin	5	8	pF	$V_{IN} = 0 V$
Cout	6	8	pF	V _{OUT} = 0 V

Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.

1-138 ATV750/L

■ 1074177 0008653 6T5 **■**

Using the ATV750's Many Advanced Features

The ATV750's flexibility puts more <u>usable</u> gates in 24 pins than other PLDs. The ATV750/L starts with an architecture similar to the popular AT22V10, and adds several features:

· Asynchronous Clocks -

Each of the flip-flops in the ATV750/L has a dedicated product term driving the clock. The user is no longer constrained to using one clock for all the registers. Buried state machines, counters, and registers can all coexist in one device, while running on separate clocks. The ATV750/L clock period matches that of similar synchronous devices.

- A Full Bank of 10 More Registers The ATV750/L provides two flip-flops for each output
 macrocell a total of 20. Each register has its own clock and
 reset product terms, as well as its own SUM term.
- Independent I/O Pin and Feedback Paths Each I/O pin on the ATV750/L has a dedicated input path.
 Each of the 20 registers has individual feedback terms into
 the array. This feature, combined with individual product
 terms for each I/O's output enable, facilitates designs using
 bi-directional I/O buses.
- Combinable Sum Terms Each output macrocell's two SUM terms can be combined in
 an OR gate before the output or the register. This provides up
 to 16 product terms per output or flip-flop. This architecture
 increases the number of usable gates available.

Programming Software Support

Software which is capable of transforming Boolean equations, state machine descriptions and truth tables into JEDEC files for the ATV750/L is available from several PLD software vendors. Please refer to the Software Support Information table in the Programmable Logic Development Tools section for more information.

Synchronous Preset and Asynchronous Reset

One synchronous preset line is provided for all 20 registers in the ATV750/L. The appropriate input signals to cause the internal clocks to go to a high state must be received during a synchronous preset. Appropriate setup and hold times must be met, as shown in the switching waveform diagram.

An individual asynchronous reset line is provided for each of the 20 flip-flops. Both master and slave halves of the flip-flops are reset when the input signals received combine so as to force the internal resets high.

Security Fuse Usage

A single fuse is provided to prevent unauthorized copying of the ATV750/L fuse patterns. Once programmed, the output buffers will remain in a high impedance state during verify.

The security fuse should be programmed last, as its effect is immediate.

Erasure Characteristics

The entire memory array of an ATV750/L is erased after exposure to ultraviolet light at a wavelength of 2537 Å. Complete erasure is assured after a minimum of 20 minutes exposure using $12,000~\mu W/cm^2$ intensity lamps spaced one inch away from the chip. Minimum erase time for lamps at other intensity ratings can be calculated from the minimum integrated erasure dose of $15~W{\cdot}sec/cm^2$. To prevent unintentional erasure, an opaque label is recommended to cover the clear window on any UV erasable PLD which will be subjected to continuous fluorescent indoor lighting or sunlight.

Atmel CMOS PLDs

Atmel's Programmable Logic Devices utilize an advanced 1.5micron CMOS EPROM technology. This technology's state of the art features are the optimum combination for PLDs:

- CMOS technology provides high speed, low power, and high noise immunity.
- EPROM technology is the most cost effective method for producing PLDs - surpassing bipolar fusible link technology in low cost, while providing the necessary reprogrammability.
- EPROM reprogrammability, which is 100% tested before shipment, provides inherently better programmability and reliability than one-time fusible PLDs.
- Atmel's EPROM process has proven extremely reliable in the volume production of a full line of advanced EPROM memory products, from 64K to one-megabit devices.




1-139


1074177 0008654 531 -




V750 ICC vs FREQUENCY




V750L ICC vs FREQUENCY



NORMALIZED ICC vs. VCC



NORMALIZED ICC vs. AMBIENT TEMP.



ATV750/L =

1-140

■ 1074177 0008655 478 ■

Ordering Information

tPD (ns)	tco (ns)	f _{MAX} (MHz)	Ordering Code	Package	Operation Range
20	20	55	ATV750-20DC ATV750-20GC ATV750-20JC ATV750-20PC ATV750-20SC	24DW3 24D3 28J 24P3 24S	Commercial (0°C to 70°C)
			ATV750-20DI ATV750-20GI ATV750-20JI ATV750-20PI ATV750-20SI	24DW3 24D3 28J 24P3 24S	Industrial (-40°C to 85°C)
			ATV750-20DM ATV750-20GM ATV750-20LM ATV750-20NM	24DW3 24D3 28LW 28L	Military (-55°C to 125°C)
			ATV750-20DM/883 ATV750-20GM/883 ATV750-20LM/883 ATV750-20NM/883	24DW3 24D3 28LW 28L	Military/883C (-55°C to 125°C)
25	22	45	ATV750-25DC ATV750-25GC ATV750-25JC ATV750-25PC ATV750-25SC	24DW3 24D3 28J 24P3 24S	Commercial (0°C to 70°C)
			ATV750-25DI ATV750-25GI ATV750-25JI ATV750-25PI ATV750-25SI	24DW3 24D3 28J 24P3 24S	Industrial (-40°C to 85°C)
			ATV750-25DM ATV750-25GM ATV750-25LM ATV750-25NM	24DW3 24D3 28LW 28L	Military (-55°C to 125°C)
			ATV750-25DM/883 ATV750-25GM/883 ATV750-25LM/883 ATV750-25NM/883	24DW3 24D3 28LW 28L	Military/883C (-55°C to 125°C) Class B, Fully Compliant
20	20	55	5962-88726 04 LA 5962-88726 04 3X 5962-94524 03 MLA 5962-94524 03 M3X	24DW3 28LW 24D3 28L	Military/883C (-55°C to 125°C) Class B, Fully Compliant
25	22	45	5962-88726 03 LA 5962-88726 03 3X 5962-94524 02 MLA 5962-94524 02 M3X	24DW3 28LW 24D3 28L	Military/883C (-55°C to 125°C) Class B, Fully Compliant



1-141

1074177 0008656 304 **111**



Ordering Information

tPD (ns)	tco (ns)	fmax (MHz)	Ordering Code	Package	Operation Range
25	22	45	ATV750L-25DC ATV750L-25GC ATV750L-25JC ATV750L-25PC ATV750L-25SC	24DW3 24D3 28J 24P3 24S	Commercial (0°C to 70°C)
		-	ATV750L-25DI ATV750L-25GI ATV750L-25JI ATV750L-25PI ATV750L-25SI	24DW3 24D3 28J 24P3 24S	Industrial (-40°C to 85°C)
			ATV750L-25DM ATV750L-25GM ATV750L-25LM ATV750L-25NM	24DW3 24D3 28LW 28L	Military (-55°C to 125°C)
			ATV750L-25DM/883 ATV750L-25GM/883 ATV750L-25LM/883 ATV750L-25NM/883	24DW3 24D3 28LW 28L	Military/883C (-55°C to 125°C) Class B, Fully Compliant
25	22	45	5962-88726 07 LX 5962-88726 07 3X 5962-94524 05 MLA 5962-94524 05 M3X	24DW3 28LW 24D3 28L	Military/883C (-55°C to 125°C) Class B, Fully Compliant

	Package Type	
24DW3	24 Lead, 0.300* Wide, Windowed, Ceramic Dual Inline Package (Cerdip)	
24D3	24 Lead, 0.300" Wide, Non-Windowed (OTP) Ceramic Dual Inline Package (Cerdip)	
28J	28 Lead, Plastic J-Leaded Chip Carrier OTP (PLCC)	
28LW	28 Pad, Windowed, Ceramic Leadless Chip Carrier (LCC)	
28L	28 Pad, Non-Windowed, Ceramic Leadless Chip Carrier OTP (LCC)	
24P3	24 Lead, 0.300" Wide, Plastic Dual Inline Package OTP (PDIP)	
245	24 Lead, 0.300" Wide, Plastic Gull Wing Small Outline OTP (SOIC)	

1-142 ATV750/L -

■ 1074177 0008657 240 **■**