

Low Cost 16 Pin Frequency Generator

Features

- Compatible with 286, 386, and 486 CPUs
- Generates up to 6 output clocks for CPU plus peripherals
- Up to 100 MHz
- All loop filter components internal
- Skew controlled 2X and 1X CPU clocks
- 3V and 5V versions
- 16 pin PDIP or 150 mil wide SOIC
- · Power down options

Applications

Computer Motherboards: The AV9154 replaces crystals and oscillators, saving board space, component cost, part count, and inventory costs. It produces a switchable CPU clock, and up to four fixed clocks to drive floppy disk, communications, super I/O, bus, and/or keyboard devices. The small package and 3V operation is perfect for handheld computers.

<u>Disk Drives</u>: The low profile, narrow SOIC package makes this a popular device for replacing expensive surface mount oscillators in space-critical disk drives.

General Description


The AV9154 is a low cost frequency generator designed for general purpose PC and disk drive applications. Its CPU clocks provide all necessary frequencies for 286, 386 and 486 systems, including support for the latest speeds of processors. The standard devices use a 14.318 MHz crystal to generate the CPU and peripheral clocks for integrated desktop and notebook motherboards.

The CPU clock offers the unique feature of smooth, glitch-free transitions from one frequency to the next, making this the ideal device to use whenever slowing the CPU speed. The AV9154 makes a gradual transition between frequencies, so that it obeys the Intel cycle to cycle timing specification for 486 systems.

The simultaneous 2X and 1X CPU clocks offer controlled skew to within 1.0ns (max) of each other.

ICS has been shipping Motherboard Frequency Generators since April 1990, and is the leader in the area of multiple output clocks on a single chip. The AV9154 uses the same technology as ICS's highly successful AV9107 and AV9155 products. ICS offers a broad family of frequency generators for motherboards, graphics and other applications, including cost effective versions with only one or two output clocks. Consult ICS for all of your clock generation needs.


Block Diagram for AV9154



Pentium™ is a trademark of Intel Corporation



Pin Configurations





Pin Description for AV9154-04, -05, -10, -16, -25, -27

Pin	Pin				P	in#		
Name	Type	Description	-04	-05	-10	-16	-25	-27
VDD	P	Digital Power (+3.3V or +5V)	4	4	4	4	4	4
VDD	P	Digital Power (+3.3V or +5V)	13	13	13	13	13	13
GND	P	Digital GROUND	5	5	5	5	5	5
GND	P	Digital GROUND	12	12	12	12	12	12
AGND	P	ANALOG GROUND	8	8	8	8	8	8
FS0	I	FREQUENCY SELECT 0 for CPUCLK	1	16	16	1	16	16
FS1	I	FREQUENCY SELECT 1 for CPUCLK	16	15	15	16	15	15
FS2	I	FREQUENCY SELECT 2 for CPUCLK	10	1		15	1	10
FS3	I	FREQUENCY SELECT 3 for CPUCLK	-	10	_	-	10	-
PDREF	I	POWER DOWN REFERENCE Clock		- -			10	
		(14.318 MHz) (Active High)	_	_	_	9	_	_
PDCPU	I	POWER DOWN CPU Clock (Active High)		_	_	10		
PD*	I	POWER DOWN All (Active Low)		9	_	-	9	
PDFCLK*	I	POWER DOWN FIXED CLOCK (1.84, 8, 16, 24)		-	9	-	_	_
X1	I	CRYSTAL IN		3	3	3	3	3
X2	0	CRYSTAL OUT		2	2	2	2	2
32MHz	0	32 MHz clock output		_			6	
24MHz	0	24 MHz clock output	6	-	11	6	-	6
16MHz	0	16 MHz clock output	_	6	6	-	-	
12MHz	0	12 MHz clock output	-	-	-	7	_	7
8MHz	0	8 MHz clock output		7	1		7	
1.84MHz	0	1.84 MHz clock output			7		-	1
14.318MHz	0	14.318 MHz reference clock output		11	10	11	11	11
CPUCLK	0	CPU CLOCK output determined by status						
		of FSO - FS3	14	14	14	14	14	_
2XCPUCLK	0	2X CPU CLOCK output	15	-	-	-	-	14

^{*}Active Low

Refclk

3V



Clock Tables in MHz

(All parts shown will operate at 3V) -05 -25 -04 -10 -16 -27 FS(3:0) 2XCPU CPU CPUCLK CPUCLK CPUCLK CPUCLK **CPUCLK** 2 PDCPU 0 100* 50* 16 2 75 8 40 32 20 8 1 80* 40* 2 16 50 25 60 66.6* 33.3* 16 20 66.6* 3 50 25 33.3 20 40 Smooth 25 50 4 40 20 40 25 Transitions 33.3* 50 66.66 5 32 16 33.3* 40* 66.6* 80 6 24 12 40* 7 50* 80* 50* 52 16 8 8 4 16 9 16 32 Α 32 40 В 40 Smooth 50 C 50 **Transitions** D 66.6* 66.6* 80* E 80* 100* F 100* Floppy 24 24 24 16 Bus 32 16 8 Kybd 12 8 12 8 8 Comm 1.84 1.84 14.318

14.318

up to 50 MHz up to 50 MHz up to 50 MHz up to 50 MHz

14.318

14.318

up to 50 MHz

14.318

14.318

up to 50 MHz

^{*} These selections will only operate at 5V



Actual Output Frequencies (using 14.318 MHz input. All frequencies in MHz)

TC(O,O)			05	10	1.0			1
FS(3:0)	-0		-05	-10	-16	-25	-27	
	2XCPU	CPU	CPUCLK	CPUCLK	CPUCLK	CPUCLK	2XCPUCLK	
0	100.23*	50.11*	2.15	PDCPU	16.11	2.15	75.17	
1	80.18*	40.09*	8.18	40.09	20.05	8.18	31.94	
2	66.48*	33.24*	16.11	50.11	25.06	16.11	60.136	\
3	50.11	25.06	20.05	66.48*	33.41	20.05	40.09	Smooth
4	40.09	20.05	25.06	-	40.09	25.06	50.11	/
5	32.22	16.11	33.24*	-	50.11	33.24*	66.48	Transitions
6	24.23	12.12	40.09*	-	66.48*	40.09*	80.18	
7	15.75	7.88	50.11*	-	80.18*	50.11*	51.90	/
8	l -	i - i	4.30	-	-	4.30		
9	-	-	16.11	-	-	16.11	-	
Α	-	-	32.22	-	-	32.22	-	
В	-	-	40.09	-	-	40.09	-	Comments
C	-	-	50.11	-	-	50.11	-	Smooth
D	-	-	66.48*	-	-	66.48*	-	Transitions
E	-	-	80.18*	-	-	80.18*	-	
F	-	-	100.23*	-	-	100.23*	-	
Floppy	24.0	00	-	24.00	24.00	-	24	
Bus	-		16.00	16.00	-	32.01		
Kybd	8.0	0	8.00	8.00	12.00	8.00	12	
Comm	-		-	1.846	-	-	1.846	
Refclk	14.3	18	14.318	14.318	14.318	14.318	14.318	

^{*} These selections will only operate at 5V

AV9154



Absolute Maximum Ratings

VDD referenced to GND	Storage temperature40°C to +150°C Voltage on I/O pins referenced to GND GND -0.5V
Operating temperature under bias0°C to +70°C	to VDD +0.5\
	Power dissipation 0.5 Watt

Note: Stresses above those listed under Absolute Maximum ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum conditions for extended periods may affect devices reliability.

Electrical Characterisitcs at 5V

 $(V_{DD} = +5V \pm 10\%, T_A = 0^{\circ}C \text{ to } 70^{\circ}C \text{ unless otherwise stated})$

Symbol	Parameter	Min	Тур	Max	Units	Conditions	
DC Characteristics							
VIL VIH IL IL IL VOL VOH VOH IDD FD	Input Low Voltage Input High Voltage Input Low Current Input High Current Output Low Voltage Output High Voltage Output High Voltage Output High Voltage Supply Current Output Frequency Change over Supply and Temperature	2.0 V _{DD} 4V V _{DD} 8V 2.4	25 0.002	0.8 -5 5 0.4 40 0.01	V V µA µA V V V W mA	$V_{DD} = 5V$ $V_{DD} = 5V$ $V_{DD} = 5V$ $V_{IN} = 0V$ $V_{IN} = V_{DD}$ $I_{OL} = 4mA$ $I_{OH} = -1mA, V_{DD} = 5.0V$ $I_{OH} = -4mA, V_{DD} = 5.0V$ $I_{OH} = -8mA$ ¹ No load With respect to typical frequency	
I _{sc} C _i C _L I _{DDSTBY}	Short circuit current Input Capacitance Load Capacitance Supply Current, power down	25	40 20 30	10	mA pF pF μA	Each output clock Except X1, X2 Pins X1, X2	
<u> </u>	Input Clock Rise Time			20	ns		
t _{ICr} t _{ICr} t' t' t'	Input Clock Rise Time Input Clock Fall Time Output Rise time, 0.8 to 2.0V Rise time, 20% to 80% V Output Fall time, 2.0 to 0.8V Fall time, 80% to 20% V DD	- - -	1 2 1 2	20 20 2 4 2 4	ns ns ns ns ns	15 pf load 15 pf load 15 pf load 15 pf load 15 pf load	
t'''' '' '' '' '' '' '' '' '' '' '' '' '	Duty cycle Duty cycle, reference clocks Jitter, one sigma Jitter, absolute Jitter, absolute Input Frequency Clock skew between CPU and	40/60 40/60	48/52 43/57 0.8 2 14.318 0.5	60/40 60/40 2.5 5 700		15 pf load 15 pf load As compared with clock period 16-100 MHz clocks AV9154-04	
t _{ft}	2XCPU outputs Frequency Transition time		15	20	ms	From 8 to 100 MHz	

Notes:

^{1.} All clocks on AV9154-05 running at highest possible frequencies. Power supply current can change substantially with different mask configurations. Consult ICS.



Electrical Characteristics at 3.3V


(Operating $V_{DD} = +2.7V$ to +3.7V, $T_A = 0$ °C to 70°C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Units	Conditions		
DC Characteristics								
VIL VIH IIL VOL VOH I DD F a C L L L L L L L L L L L L L L L L L	Input Low Voltage Input High Voltage Input High Voltage Input Low Current Input High Current Output Low Voltage Output High Voltage Supply Current Output Frequency Change over Supply and Temperature Input Capacitance Load Capacitance Supply Current, Standby Short Circuit Current	- 0.7V _{DD} -5 -5 - V _{DD} 1V	- - - - - 15 0.002	0.15V _{DD} -5 -5 -0.1 -0.01 -10	V V μΑ μΑ V V mA % pF pF μΑ mA	V _{IN} = 0V V _{IN} = V _{DD} I _{OL} = 8mA I _{OH} = -4mA Note 1 With respect to typical frequency Except X1, X2 Pins X1, X2 When powered down		
AC Characteristics								
t, t, LCLK, ICLK, t, t, t, t, t, t, t, t, t, t, t, t, t,	Enable pulse width Setup time data to enable Input Clock Rise time Input Clock Fall time Hold time data to enable Rise time Fall time Duty cycle Jitter, 1 sigma Jitter, absolute Frequency Transition time Power up time Output Frequency Input Frequency	20 20 - - 10 - 40	- - - - - - 48/52 ±0.5 ±3 15	20 20 20 4 4 60 ±2 ±5 20 50 32	ns ns ns ns ns ns s ms MHz MHz	15 pf load 15 pf load 15 pf load 15 pf load All frequencies All frequencies From 2 to 25 MHz From off to 50 MHz		

Note 1: AV9154 with no load, with 14.318 MHz crystal input, and CLK1 running at 40 MHz. Power supply current varies with frequency. Consult ICS for actual current at different frequencies.



AV9154 Recommended External Circuit




Notes:

- 1. Avasem recommends the use of an isolated ground plane for the AV9154. All grounds shown on this drawing should be connected to this ground plane. This ground plane should be connected to the system ground plane at a single point. Please refer to AV9154 Board Layout diagram.
- 2. A single power supply connection for all VDD lines at the $2.2\,\mu F$ decoupling capacitor is recommended to reduce interaction of analog and digital circuits. The $0.1\,\mu F$ decoupling capacitors should be located as close to each VDD pin as possible.
- 3. A 33 Ω series termination resistor should be used on any clock output which drives more than one load or drives a long trace (more than about 2 inches), especially when using high frequencies (>50 MHz). This termination resistor is put in series with the clock output line close to the clock output. It helps improve jitter perfomance and reduce EMI by damping standing waves caused by impedance mismatches in the output clock circuit trace.
- 4. The ferrite bead does not enhance the performance of the AV9154, but will reduce EMI radiation from the VDD line.



AV9154 Recommended Board Layout



This is the recommended layout for the AV9154 to maximize clock performance. Shown are the power and ground connections, the ground plane, and the input/output traces.

Use of the isolated ground plane and power connection, as shown, will prevent stray high frequency ground and system noise from propagating through the device. When compared to using the system ground and power planes, this technique will minimize output clock jitter. The isolated ground plane should be connected to the system ground plane at one point, near the 2.2µF decoupling cap. For lowest jitter performance, this isolated ground plane should be kept away from clock output pins and traces. Keeping the isolated ground plane area as small as possible will minimize EMI radiation. Use a sufficient gap between the isolated ground plane and system ground plane to prevent AC coupling. The ferrite bead in the VDD line optional, but will help reduce EMI.

The traces to distribute the output clocks should be over a system ground or power supply plane. The trace width should be about two times the thickness of the PC board between the trace and the underlying plane. These guidelines help minimize clock jitter and EMI radiation. The traces to distribute power should be as wide as possible.

AV9154



Ordering Information

Part Number	Temperature Range	Package Type
AV9154-xxCN16	0°C to +70°C	16 lead Plastic DIP
AV9154-xxCS16	0°C to +70°C	16 lead 150 mil wide SOIC

Note: The dash number following AV9154, (denoted by xx above) must be included when ordering product, since it specifies the options being ordered.

Part Marking

ICS AV9154-xxCx16 Date code/Lot code