## 80C451/83C451/87C451

# T-49-19-07

### DESCRIPTION

The Philips 8XC451 is an I/O expanded single-chip microcontroller fabricated with Philips high-density CMOS technology. Philips epitaxial substrate minimizes latch-up sensitivity.

The 8XC451 is a functional extension of the 87C51 microcontroller with three additional I/O ports and four I/O control lines. The LCC version has a total of 68 pins. Four control lines associated with port 6 facilitate high-speed asynchronous I/O functions.

The 8XC451 includes a  $4k \times 8$  ROM (83C451) EPROM (87C451), a  $128 \times 8$  RAM, 56 (LCC) or 52 (DIP) I/O lines, two 16-bit timer/counters, a five source, two priority level, nested interrupt structure, a serial I/O port for either a full duplex UART, I/O expansion, or muti-processor communications, and on-chip oscillator and clock circuits. The 80C451 includes all of the 83C451 features except the on-board  $4k \times 8$ 


The 87C451 has 4k of EPROM on-chip as program memory and is otherwise identical to the 83C451.

The 8XC451 has two software selectable modes of reduced activity for further power reduction; idle mode and power-down mode. Idle mode freezes the CPU while allowing the RAM, timers, serial port, and interrupt system to continue functioning. Power-down mode freezes the oscillator, causing all other chip functions to be inoperative while maintaining the RAM contents.

### **FEATURES**

- 80C51 based architecture
- 68-pin LCC and 64-pin DIP packages:
- Seven 8-bit I/O ports (LCC version)
- Six 8-bit ports and one 4-bit port (DIP version)
- Port 6 features:
  - Eight data pins
  - Four control pins
  - Direct MPU bus interface
  - Parallel printer interface
- On the microcontroller:
  - 4k × 8 ROM (83C451)
     4k × 8 EPROM (87C451)
     ROMless version (80C451)
- 128 × 8 RAM
- Two 16-bit counter/timers
- Two external interrupts
- External memory addressing capability
- 64k ROM and 64k RAM
- Low power consumption:
  - Normal operation: less than 24mA at 5V, 12MHz
  - Idle mode
  - Power-down mode

### **PIN CONFIGURATIONS**



# 80C451/83C451/87C451

### ORDERING INFORMATION


ROMiess	ROMIESS ROM EPROM AND PACKAGE¹			FREQ MHz	DRAWING NUMBER
SC80C451CCN64	SC83C451CCN64	SC87C451CCN64	0 to +70, Plastic Dual In-line Package, OTP	3.5 to 12	0414B
SC80C451CGN64	SC83C451CGN64	SC87C451CGN64	0 to +70, Plastic Dual In-line Package, OTP	3.5 to 16	0414B
SC80C451CCA68	SC83C451CCA68	SC87C451CCA68	0 to +70, Plastic Leaded Chip Carrier, OTP	3.5 to 12	0398E
SC80C451CGA68	SC83C451CGA68	SC87C451CGA68	0 to +70, Plastic Leaded Chip Carrier, OTP	3.5 to 16	0398E
SC80C451ACN64	SC83C451ACN64	SC87C451ACN64	-40 to +85, Plastic Dual In-line Package, OTP	3.5 to 12	0414B
SC80C451AGN64	SC83C451AGN64	SC87C451AGN64	-40 to +85, Plastic Dual In-line Package, OTP	3.5 to 16	0414B
SC80C451ACA68	SC83C451ACA68	SC87C451ACA68	-40 to +85, Plastic Leaded Chip Carrier, OTP	3.5 to 12	0398E
SC80C451AGA68	SC83C451AGA68	SC87C451AGA68	-40 to +85, Plastic Leaded Chip Carrier, OTP	3.5 to 16	0398E

<sup>1.</sup> OTP = One Time Programmable

### PLASTIC LEADED CHIP **CARRIER PIN FUNCTIONS**

# 10 PLCC Function EA/V<sub>PP</sub> P2.0/A8 P2.1/A9 P2.2/A10 P2.3/A11 P2.4/A12 P2.5/A13 Function IST P3.0/R+D P3.1/R+D P3.1/R+D P3.2/INTO P3.2/INTO P3.3/INTO P3.3/INTO P3.5/ITD P3.5/ITD P3.6/INTO P5.1 P5.2 P5.2 P5.3 P5.4 P5.5 P5.7 XTAL.2 XTAL.1 Viss BFLAGG P6.0 P6.1 P6.2 P6.3 P6.4 P6.5 P6.6 P6.7 PAEN ALE/PROG Pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 6 27 28 29 30 31 32 334 P2.5/A13 P2.6/A14 P2.7/A15 P0.7/AD7 P0.6/AD6 P0.5/AD5 P0.4/AD4 P0.3/AO3 P0.2/AD2 P0.1/AD1 P0.0/AD0 Voo V<sub>cc</sub> P4.7 P4.6 P4.5 P4.4 P4.9 P4.0 P1.0 P1.1 P1.3 P1.4 P1.5 P1.6 P1.7

# LOGIC SYMBOL




Product specification

CMOS single-chip 8-bit microcontroller

80C451/83C451/87C451

### **BLOCK DIAGRAM**



# CMOS single-chip 8-bit microcontroller

80C451/83C451/87C451

### **PIN DESCRIPTION**

	PIN	NO.		
MNEMONIC	DIP	LCC	TYPE	NAME AND FUNCTION
Vss	50	54	1	Ground: 0V reference.
V <sub>CC</sub>	1B	18	1	Power Supply: This is the power supply voltage for normal, idle, and power-down operation.
P0.0-0.7	17-10	17-10	1/0	Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 is also the multiplexed data and low-order address bus during accesses to external memory. External pull-ups are required during program verification. Port 0 can sink/source eight LS TTL inputs.
P1.0P1.7	23-30	27-34	1/0	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 receives the low-order address bytes during program memory verification. Port 1 can sink/source three LS TTL inputs, and drive CMOS inputs without external pull-ups.
P2.0-P2.7	2-9	2-9	1/0	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 emits the high-order address bytes during access to external memory and receives the high-order address bits and control signals during program verification. Port 2 can sink/source three LS TTL inputs, and drive CMOS inputs without external pull-ups.
P3.0P3.7	32-39	36-43	1/0	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 can sink/source three LS TTL inputs, and drive CMOS inputs without external pull-ups. Port 3 also serves the special functions listed below:
1	32	36	ı	RxD (P3.0): Serial input port
	33	37	0	TxD (P3.1): Serial output port
İ	34	38	1	INTO (P3.2): External interrupt
	35	39	!	INTT (P3.3): External interrupt
	36 37	40		T0 (P3.4): Timer 0 external input T1 (P3.5): Timer 1 external input
	38	42	6	WR (P3.6): External data memory write strobe
	39	43	١ŏ	RD (P3.7): External data memory read strobe
P4.0-P4.3 P4.0-P4.7	22-19	26-19	I/O I/O	Port 4: Port 4 is a 4/8-bit (DIP/LCC) bidirectional I/O port with internal pull-ups. Port 4 can sink/source three LS TTL inputs and drive CMOS inputs without external pull-ups.
P5.0-P5.7	40-47	44-51	1/0	Port 5: Port 5 is a 4/8-bit (DIP/LCC) bidirectional I/O port with internal pull-ups. Port 5 can sink/source three LS TTL inputs and drive CMOS inputs without external pull-ups.
P6.o-P6.7	55-62	59-66	1/0	Port 6: Port 6 is a specialized 8-bit bidirectional I/O port with internal pull-ups. This special port can sink/source three LS TTL inputs and drive CMOS inputs without external pull-ups. Port 6 can be used in a strobed or non-strobed mode of operation. Port 6 works in conjunction with four control pins that serve the functions listed below:
ODS	51	55	l t	ODS: Output data strobe
IDS	52	56	l i	IDS: Input data strobe
BFLAG	53	57	1/0	BFLAG: Bidirectional I/O pin with internal pull-ups
AFLAG	54	58	1/0	AFLAG: Bidirectional I/O pin with internal pull-ups
RST	31	35	ı	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal pull-down resistor permits a power-on reset using only an external capacitor connected to V <sub>CC</sub> .
ALE/PROG	64	68	1/0	Address Latch Enable/Program Pulse: Output pulse for latching the low byte of the address during an access to external memory. ALE is activated at a constant rate of 1/6 the oscillator frequency except during an external data memory access, at which time one ALE is skipped. ALE can sink/source three LS TTL inputs and drive CMOS inputs without external pull-ups. This pin is also the program pulse during EPROM programming.
PSEN	63	67	0	Program Store Enable: The read strobe to external program memory. PSEN is activated twice each machine cycle during fetches from external program memory. However, when executing out of external program memory, two activations of PSEN are skipped during each access to external program memory. PSEN is not activated during fetches from internal program memory. PSEN can sink/source eight LS TTL inputs and drive CMOS inputs without an external pull-up. This pin should be tied low during programming.
EA/V <sub>PP</sub>	1	1		Instruction Execution Control/Programming Supply Voltage: When EA is held high, the CPU executes out of internal program memory, unless the program counter exceeds OFFFH. When EA is held low, the CPU executes out of external program memory. EA must never be allowed to float. This pin also receives the 12.75V programming supply voltage (V <sub>PP</sub> ) during EPROM programming.
XTAL1	49	53		Crystal 1: Input to the inverting oscillator amplifier that forms the oscillator. This input receives the external oscillator when an external oscillator is used.
XTAL2	48	52	0	Crystal 2: An output of the inverting amplifier that forms the oscillator. This pin should be floated when an external oscillator is used.

January 7, 1993

80C451/83C451/87C451

### **PORTS 4 AND 5**

Ports 4 and 5 are bidirectional I/O ports with internal pull-ups. Port 4 is an 8-bit port (LCC version) or a 4-bit port (DIP version). Port 4 and port 5 pins with ones written to them, are pulled high by the internal pull-ups, and in that state can be used as inputs. Port 4 and 5 are addressed at the special function register addresses shown in Table 1.

#### PORT 6

Port 6 is a special 8-bit bidirectional I/O port with internal pull-ups (see Figure 1). This port can be used as a standard I/O port, or in strobed modes of operation in conjunction with four special control lines: ODS, IDS, AFLAG, and BFLAG. Port 6 operating modes are controlled by the port 6 control status register (CSR). Port 6 and the CSR are addressed at the special function register addresses shown in Table 1. The following four control pins are used in conjunction with port 6:

ODS – Output data strobe for port 6. ODS can be programmed to control the port 6 output drivers and the output buffer full flag (OBF), or to clear only the OBF flag bit in the CSR (output-always mode). ODS is active low for output driver control. the OBF flag can be programmed to be cleared on the negative or positive edge of ODS.

IDS – Input data strobe for port 6. IDS is used to control the port 6 input latch and input buffer full flag (IBF) bit in the CSR. The input data latch can be programmed to be transparent when IDS is low and latched on the positive transition of IDS, or to latch only on the positive transition of IDS.

Correspondingly, the IBF flag is set on the negative or positive transition of IDS.

AFLAG – AFLAG is a bidirectional I/O pin which can be programmed to be an output set high or low under program control, or to output the state of the output buffer full flag. AFLAG can also be programmed to be an input which selects whether the contents of

the output buffer, or the contents of the port 6 control status register will output on port 6. This feature grants complete port 6 status to external devices.

BFLAG – BFLAG is a bidirectional I/O pin which can be programmed to be an output, set high or low under program control, or to output the state of the input buffer full flag. BFLAG can also be programmed to input an enable signal for port 6. When BFLAG is used as an enable input, port 6 output drivers are in the high-impedance state, and the input latch does not respond to the IDS strobe when BFLAG is high. Both features are enabled when BFLAG is low. This feature facilitates the use of the SC8XC451 in bused multiprocessor systems.

### **CONTROL STATUS REGISTER**

The control status register (CSR) establishes the mode of operation for port 6 and indicates the current status of port 6 I/O registers. All control status register bits can be read and written by the CPU, except bits 0 and 1, which are read only. Reset writes ones to bits 2 through 7, and writes zeros to bits 0 and 1 (see Table 2).

CSR.0 Input Buffer Full Flag (IBF) (Read Only) – The IBF bit is set to a logic 1 when port 6 data is loaded into the input buffer under control of IDS. This can occur on the negative or positive edge of IDS, as determined by CSR.2 IBF is cleared when the CPU reads the input buffer register.

CSR.1 Output Buffer Full Flag (OBF)
(Read Only) – The OBF flag is set to a logic
1 when the CPU writes to the port 6 output
data buffer. OBF is cleared by the positive or
negative edge of ODS, as determined by

CSR.2 IDS Mode Select (IDSM) – When CSR.2 = 0, a low-to-high transition on the IDS pin sets the IBF flag. The Port 6 input buffer is loaded on the IDS positive edge. When CSR.2 = 1, a high-to-low transition on the IDS pin sets the IBF flag. Port 6 input

buffer is transparent when IDS is low, and latched when IDS is high.

CSR.3 Output Buffer Full Flag Clear Mode (OBFC) — When CSR.3 = 1, the positive edge of the ODS input clears the OBF flag. When CSR.3 = 0, the negative edge of the ODS input clears the OBF flag.

CSR.4, CSR.5 AFLAG Mode Select (MA0, MA1) – Bits 4 and 5 select the mode of operation for the AFLAG pin as follows:

MA1	MAO	AFLAG Function
0	0	Logic 0 output
0	1	Logic 1 output
1	0	OBF flag output (CSR.1)
1	1	Select (SEL) input mode

The select (SEL) input mode is used to determine whether the port 6 data register or the control status register is output on port 6. When the select feature is enabled, the AFLAG input controls the source of port 6 output data. A logic 0 on AFLAG input selects the port 6 data register, and a logic 1 on AFLAG input selects the control status register.

CSR.6, CSR.7 BFLAG Mode Select (MB0, MB1) – Bits 6 and 7 select the mode operation as follows:

7.0)

In the port enable mode, IDS and ODS inputs are disabled when BFLAG input is high. When the BFLAG input is low, the port is enabled for I/O.

# SPECIAL FUNCTION REGISTER ADDRESSES

Special function register addresses for the device are identical to those of the 80C51, except for the additional registers listed in Table 1.


Table 1. Special Function Register Addresses

rable i. Opecial rain	Mon negister Addi	03303								
RE	BIT ADDRESS									
NAME	SYMBOL	AADDRESS	MSE	3	•					LSB
Port 4	P4	CO	C7	C6	C5	C4	СЗ	C2	C1	CO
Port 5	P5	C8	CF	CE	CD	CC	CB	CA	C9	C8
Port 6 data	P6	D8	DF	DE	DD	DC	DB	DA	D9	D8
Port 6 control status	CSR	E8	EF	EΕ	ED	EC	EB	EA	E9	E8

Product specification

# CMOS single-chip 8-bit microcontroller

80C451/83C451/87C451



POE D

Table 2. Control Status Register (CSR)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
MB1	мво	MA1	MAO	OBFC	IDSM	OBF	IBF
BFLAG N	Mode Select	AFLAG M	lode Select	Output Buffer Flag Clear Mode	Input Data Strobe Mode	Output Buffer Flag Full	Input Buffer Flag Full
	input ct)	0/1 = Log 1/0 = OB 1/1 = SE (0 = Sele	L input	0 = Negative edge of ODS 1 = Positive edge o ODS	0 = Positive edge of IDS 1 = Low level of IDS	0 = Output data buffer empty 1 = Output data buffer full	0 = Input data buffer empty 1 = Input data buffer full

### NOTE:

### ABSOLUTE MAXIMUM RATINGS 1, 2, 3

PARAMETER	RATING	UNIT
Operating temperature under bias	0 to +70 -40 to +85	°C
Storage temperature range	-65 to +150	°C
Voltage on any other pin to V <sub>SS</sub>	-0.5 to +6.5	V
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.5	w

#### NOTES:

- 1. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.
- 2. This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.
- 3. Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V<sub>SS</sub> unless otherwise noted.

Output-always mode: MB1 = 0, MA1 = 1, and MA0 = 0. In this mode, port 6 is always enabled for output. ODS only clears the OBF flag.

80C451/83C451/87C451

### DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0^{\circ}C$  to +70°C or -40°C to +85°C,  $V_{CC} = 5V \pm 20\%$ ,  $V_{SS} = 0V$  (80C451, 83C451)  $T_{amb} = 0^{\circ}C$  to +70°C or -40°C to +85°C,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$  (87C451)

		TEST				
SYMBOL	PARAMETER	CONDITIONS	MIN	TYPICAL1	MAX	UNIT
V <sub>IL</sub>	Input low voltage; except EA		-0.5		0.2V <sub>CC</sub> -0.1	٧
V <sub>IL1</sub>	Input low voltage to EA		0		0.2V <sub>CC</sub> -0.3	٧
VIH	Input high voltage; except XTAL1, RST		0.2V <sub>CC</sub> +0.9		V <sub>CC</sub> +0.5	٧
V <sub>IH1</sub>	Input high voltage; XTAL1, RST		0.7V <sub>CC</sub>		V <sub>CC</sub> +0.5	٧
V <sub>OL</sub>	Output low voltage; ports 1, 2, 3	I <sub>OL</sub> = 1.6mA <sup>2</sup>			0.45	٧
V <sub>OL1</sub>	Output low voltage; port 0, ALE, PSEN	l <sub>OL</sub> = 3.2mA <sup>2</sup>			0.45	V
V <sub>OH</sub>	Output high voltage; ports 1, 2, 3, 4, 5, 6	I <sub>OH</sub> = -60μA, I <sub>OH</sub> = -25μA I <sub>OH</sub> = -10μA	2.4 0.75V <sub>CC</sub> 0.9V <sub>CC</sub>			V V V
V <sub>OH1</sub>	Output high voltage (port 0 in external bus mode, ALE, PSEN) <sup>3</sup>	l <sub>OH</sub> = -800μ <b>Α</b> , l <sub>OH</sub> = -300μ <b>Α</b> l <sub>OH</sub> = -80μ <b>Α</b>	2.4 0.75V <sub>CC</sub> 0.9V <sub>CC</sub>			<b>&gt;</b> >>
1 <sub>IL</sub>	Logical 0 input current,; ports 1, 2, 3, 4, 5, 6	V <sub>IN</sub> = 0.45V			-50	μА
In	Logical 1-to-0 transition current; ports 1, 2, 3	See note 4			<b>–650</b>	μA
l <sub>LI</sub>	Input leakage current; port 0	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>		-	±10	μА
lcc	Power supply current: Active mode @ 12MHz <sup>5</sup> Idle mode @ 12MHz <sup>5</sup> Power down mode	See note 6		11.5 1.3 3	25 4 50	mA mA μA
R <sub>RST</sub>	Internal reset pull-down resistor	7.00	50		300	kΩ
CIO	Pin capacitance <sup>7</sup> – DIP package – PLCC package				15 10	pF pF

### NOTES:

- 1. Typical ratings are based on a limited number of samples taken from early manufacturing lots and are not guaranteed. The values listed are at room temperature, 5V.
- 2. Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the Vols of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input...
- 3. Capacitive loading on ports 0 and 2 may cause the VOH on ALE and PSEN to momentarily fall below the 0.9V<sub>CC</sub> specification when the address bits are stabilizing.
- 4. Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when V<sub>IN</sub> is approximately 2V.
- IccMAX at other frequencies is given by:
   Active mode: IccMAX = 0.94 X FREQ + 13.71

Idle mode: IccMAX = 0.14 X FREQ +2.31

where FREQ is the external oscillator frequency in MHz. ICCMAX is given in mA. See Figure 13.

- See Figures 14 through 17 for I<sub>CC</sub> test conditions
- C<sub>IO</sub> applies to ports 1 through 6, AFLAG, BFLAG, XTAL1, XTAL2.

Product specification

# CMOS single-chip 8-bit microcontroller

80C451/83C451/87C451

# **AC ELECTRICAL CHARACTERISTICS**

$$\begin{split} T_{amb} = & 0^{\circ}\text{C to } + 70^{\circ}\text{C or } - 40^{\circ}\text{C to } + 85^{\circ}\text{C}, \ V_{CC} = 5\text{V} \pm 20\%, \ V_{SS} = 0\text{V} \ (80\text{C}451, \ 83\text{C}451)^{1,\,2} \\ T_{amb} = & 0^{\circ}\text{C to } + 70^{\circ}\text{C or } - 40^{\circ}\text{C to } + 85^{\circ}\text{C}, \ V_{CC} = 5\text{V} \pm 10\%, \ V_{SS} = 0\text{V} \ (87\text{C}451) \end{split}$$

			12MHz	CLOCK	VARIABLE	CLOCK	
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT
1/t <sub>CLCL</sub>		Oscillator frequency: Speed Versions SC8XC451 B SC8XC451 C SC8XC451 G			0.5 3.5 3.5	12 12 16	MHz MHz MHz
<b>L</b> HLL	2	ALE pulse width	127		2t <sub>CLCL</sub> -40		ns
<sup>‡</sup> AVLL	2	Address valid to ALE low	28		t <sub>CLCL</sub> –55		ns
t <sub>LLAX</sub>	2	Address hold after ALE low	48		t <sub>CLCL</sub> -35		ns
tιιίν	2	ALE low to valid instruction in		234		4t <sub>CLCL</sub> -100	ns
t <sub>LLPL</sub>	2	ALE low to PSEN low	43		t <sub>CLCL</sub> -40		ns
‡РLРН	2	PSEN pulse width	205		3t <sub>CLCL</sub> -45		ns
t <sub>PLIV</sub>	2	PSEN low to valid instruction in		145		3t <sub>CLCL</sub> -105	ns
t <sub>PXIX</sub>	2	Input instruction hold after PSEN	0		0		ns
t <sub>PXIZ</sub>	2	Input instruction float after PSEN		59		t <sub>CLCL</sub> -25	ns
t <sub>AVIV</sub>	2	Address to valid instruction in		312		5t <sub>CLCL</sub> -105	ns
t <sub>PLAZ</sub>	2	PSEN low to address float		10		10	ns
Data Memo	ory			1			
talah	3,4	RD pulse width	400		6t <sub>CLCL</sub> -100		ns
tww	3, 4	WR pulse width	400		6t <sub>CLCL</sub> -100		ns
t <sub>RLDV</sub>	3, 4	RD low to valid data in		252		5t <sub>CLCL</sub> -165	ns
t <sub>RHDX</sub>	3, 4	Data hold after RD	0		0		ns
t <sub>RHDZ</sub>	3, 4	Data float after RD		97		2t <sub>CLCL</sub> -70	ns
t <sub>LLDV</sub>	3, 4	ALE low to valid data in		517		8t <sub>CLCL</sub> -150	ns
t <sub>AVDV</sub>	3, 4	Address to valid data in		585		9t <sub>CLCL</sub> -165	ns
t <sub>LLWL</sub>	3, 4	ALE low to RD or WR low	200	300	3t <sub>CLCL</sub> -50	3t <sub>CLCL</sub> +50	ns
tavwl	3, 4	Address valid to WR low or RD low	203		4t <sub>CLCL</sub> -130		ns
tovwx	3, 4	Data valid to WR transition	23		t <sub>CLCL</sub> -60		ns
twnqx	3, 4	Data hold after WR	33		t <sub>CLCL</sub> -50		ns
t <sub>RLAZ</sub>	3, 4	RD low to address float		0		0	ns
twhLH	3, 4	RD or WR high to ALE high	43	123	t <sub>CLCL</sub> -40	t <sub>CLCL</sub> +40	ns
Shift Regis	ster		- <del>!</del>				
†XLXL	5	Serial port clock cycle time	1.0	T	12t <sub>CLCL</sub>		μs
tovxh	5	Output data setup to dock rising edge	700		10t <sub>CLCL</sub> -133		ns
txHQX	5	Output data hold after clock rising edge	50		2t <sub>CLCL</sub> -117		ns
t <sub>XHDX</sub>	5	Input data hold after clock rising edge	0		0		ns
txHDV	5	Clock rising edge to input data valid	1	700	1	10t <sub>CLCL</sub> -133	ns

NOTES: SEE NEXT PAGE

Product specification

# CMOS single-chip 8-bit microcontroller

80C451/83C451/87C451

### AC ELECTRICAL CHARACTERISTICS (Continued)

 $\begin{array}{l} T_{amb} = 0^{\circ}\text{C to } + 70^{\circ}\text{C or } - 40^{\circ}\text{C to } + 85^{\circ}\text{C}, \ V_{CC} = 5\text{V } \pm 20\%, \ V_{SS} = 0\text{V } (80\text{C451}, 83\text{C451})^{1, \, 2} \\ T_{amb} = 0^{\circ}\text{C to } + 70^{\circ}\text{C or } - 40^{\circ}\text{C to } + 85^{\circ}\text{C}, \ V_{CC} = 5\text{V } \pm 10\%, \ V_{SS} = 0\text{V } (87\text{C451}) \end{array}$ 

	1	}	12MHz	CLOCK	VARIABLE	CLOCK	
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT
Port 6 input	t (input rise	and fall times = 5ns)		<b></b>	<u> </u>		
t <sub>FLFH</sub>	8	PE width	270		3t <sub>CLCL</sub> +20		ns
t <sub>ILIH</sub>	8	IDS width	270		3t <sub>CLCL</sub> +20	•	ns
t <sub>DVIH</sub>	8	Data setup to TDS high or PE high	0		0		ns
t <sub>IHDX</sub>	8	Data hold after IDS high or PE high	30		30		ns
tivev	9	IDS to BFLAG (IBF) delay		130		130	ns
Port 6 outpo	ut						
tогон	6	ODS width	270		3t <sub>CLCL</sub> +20		ns
t <sub>EVDV</sub>	7	SEL to data out delay		85		85	ns
t <sub>OLDV</sub>	6	ODS to data out delay		80		80	ns
t <sub>OHDZ</sub>	6	ODS to data float delay		35		35	ns
<b>t</b> OVFV	6	ODS to AFLAG (OBF) delay		100		100	ns
<b>t</b> FLDV	6	PE to data out delay		120		120	ns
t <sub>ОН</sub> FH	7	ODS to AFLAG (SEL) delay	100		100	<del> </del>	ns
External Clo	ck						1
t <sub>CHCX</sub>	10	High time	20		20		ns
t <sub>CLCX</sub>	10	Low time	20		20		ns
t <sub>СССН</sub>	10	Rise time		20		20	ns
‡CHCL	10	Fall time		20		20	ns

#### NOTES:

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.

80C451/83C451/87C451

### **EXPLANATION OF THE AC SYMBOLS**

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

A - Address

C - Clock

D - Input data

H - Logic level high

1 - Instruction (program memory contents)

L - Logic level low, or ALE

P - PSEN

Q - Output data

R - RD signal

 $\begin{array}{ll} t & - \text{ Time} \\ V & - \text{ Valid} \end{array}$ 


W - WR signal


X - No longer a valid logic level Z - Float

Examples: t<sub>AVLL</sub> = Time for address valid to ALE low.


t<sub>LLPL</sub> = Time for ALE low to


PSEN low.







CMOS single-chip 8-bit microcontroller







# CMOS single-chip 8-bit microcontroller













# CMOS single-chip 8-bit microcontroller













# CMOS single-chip 8-bit microcontroller









80C451/83C451/87C451

### **EPROM CHARACTERISTICS**

The 87C451 is programmed by using a modified Quick-Pulse Programming™ algorithm. It differs from older methods in the value used for V<sub>PP</sub> (programming supply voltage) and in the width and number of the ALE/PROG pulses.

The 87C451 contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as an 87C451 manufactured by Philips Semiconductors.

Table 3 shows the logic levels for reading the signature byte, and for programming the program memory, the encryption table, and the lock bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 18 and 19. Figure 20 shows the circuit configuration for normal program memory verification.

### **Quick-Pulse Programming**

The setup for microcontroller quick-pulse programming is shown in Figure 18. Note that the 87C451 is running with a 4 to 6MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers.

The address of the EPROM location to be programmed is applied to ports 1 and 2, as shown in Figure 18. The code byte to be programmed into that location is applied to port 0. RST, PSEN and pins of ports 2 and 3 specified in Table 3 are held at the 'Program Code Data' levels indicated in Table 3. The ALE/PROG is pulsed low 25 times as shown in Figure 19.

To program the encryption table, repeat the 25 pulse programming sequence for addresses 0 through 1FH, using the 'Pgm Encryption Table' levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data.

To program the lock bits, repeat the 25 pulse programming sequence using the 'Pgm Lock Bit' levels. After one lock bit is programmed, further programming of the code memory and encryption table is disabled. However, the other lock bit can still be programmed.

Note that the EA/V<sub>PP</sub> pin must not be allowed to go above the maximum specified V<sub>PP</sub> level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the device. The V<sub>PP</sub> source should be well regulated and free of glitches and overshoot.

### **Program Verification**

If lock bit 2 has not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory locations to be read is applied to ports 1 and 2 as shown in Figure 20. The other pins are held at the 'Verify Code Data' levels indicated in Table 3. The contents of the address location will be emitted on port 0. External pull-ups are required on port 0 for this operation.

If the encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

#### Reading the Signature Bytes

The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3.6 and P3.7 need to be pulled to a logic low. The values are:

(030H) = 15H indicates manufactured by

Philips

(031H) = 90H indicates 87C451

## Program/Verify Algorithms

Any algorithm in agreement with the conditions listed in Table 3, and which satisfies the timing specifications, is suitable.

#### **Erasure Characteristics**

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent erasure. For this and secondary effects, it is recommended that an opaque label be placed over the window. For elevated temperature or environments where solvents are being used, apply Kapton tape Fluorglas part number 2345–5, or equivalent.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 angstroms) to an integrated dose of at least 15W-sec/cm². Exposing the EPROM to an ultraviolet lamp of 12,000uW/cm² rating for 20 to 39 minutes, at a distance of about 1 inch. should be sufficient.

Erasure leaves the array in an all 1s state.

Table 3. EPROM Progamming Modes


MODE	RST	PSEN	ALE/PROG	EA/V <sub>PP</sub>	P2.7	P2.6	P3.7	P3.6
Read signature	1	0	1	1	0	0	0	0
Program code data	1	0	0*	V <sub>PP</sub>	1	0	1	1
Verify code data	1	0	1	1	0	0	1	1
Pgm encryption table	1	0	0*	V <sub>PP</sub>	1	0	1	0
Pgm lock bit 1	1	0	0*	V <sub>PP</sub>	1	1	1	1
Pgm lock bit 2	1	0	0*	Vpp	1	1	0	0


#### NOTES:


- 1. '0' = Valid low for that pin, '1' = valid high for that pin.
- V<sub>PP</sub> = 12.75V ±0.25V.
- 3. V<sub>CC</sub> = 5V ±10% during programming and verification.
- ALE/PROG receives 25 programming pulses while V<sub>PP</sub> is held at 12.75V. Each programming pulse is low for 100μs (±10μs) and high for a
  minimum of 10μs.

<sup>™</sup>Trademark phrase of Intel Corporation.

CMOS single-chip 8-bit microcontroller







Product specification

# CMOS single-chip 8-bit microcontroller

# 80C451/83C451/87C451

### **EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS**

 $T_{amb} = 21^{\circ}C$  to  $+27^{\circ}C$ .  $V_{CC} = 5V \pm 10\%$ .  $V_{SS} = 0V$  (See Figure 21)

SYMBOL	PARAMETER	MIN	MAX	UNIT
V <sub>PP</sub>	Programming supply voltage	12.5	13.0	V
lpp	Programming supply current		50	mA
1/t <sub>CLCL</sub>	Oscillator frequency	4	6	MHz
t <sub>AVGL</sub>	Address setup to PROG low	48t <sub>CLCL</sub>		
t <sub>GHAX</sub>	Address hold after PROG	48t <sub>CLCL</sub>		
<sup>‡</sup> DVGL	Data setup to PROG low	48t <sub>CLCL</sub>		
t <sub>GHDX</sub>	Data hold after PROG	48t <sub>CLCL</sub>		
<sup>‡</sup> ЕНSН	P2.7 (ENABLE) high to V <sub>PP</sub>	48t <sub>CLCL</sub>		
t <sub>SHGL</sub>	V <sub>PP</sub> setup to PROG low	10		μs
<sup>t</sup> GHSL	V <sub>PP</sub> hold after PROG	10		μs
<b>t</b> GLGH	PROG width	90	110	μs
tavov	Address to data valid		48t <sub>CLCL</sub>	
t <sub>ELQZ</sub>	ENABLE low to data valid		48t <sub>CLCL</sub>	
t <sub>EHQZ</sub>	Data float after ENABLE	0	48t <sub>CLCL</sub>	
t <sub>GHGL</sub>	PROG high to PROG low	10		μs

