



- Processed to MIL-STD-883, Class B
- Organization . . . 4194304 × 1
- Single 5-V Power Supply (±10% Tolerance)
- Performance Ranges:

	ACCESS TIME	ACCESS TIME	ACCESS TIME	READ OR WRITE CYCLE (MIN)
	(t _{RAC}) (MAX)	(t _{CAC}) (MAX)	(t _{AA}) (MAX)	
SMJ44100-80	80 ns	20 ns	40 ns	150 ns
SMJ44100-10	100 ns	25 ns	50 ns	180 ns
SMJ44100-12	120 ns	30 ns	55 ns	210 ns

- Enhanced Page Mode Operation for Faster Memory Access
 - Higher Data Bandwidth Than Conventional Page-Mode Parts
 - Random Single-Bit Access Within a Row With a Column Address
- CAS-Before-RAS (CBR) Refresh
- Long Refresh Period
 - 1024-Cycle Refresh in 16 ms (Max)
- 3-State Unlatched Output
- Low Power Dissipation
- Texas Instruments EPIC™ CMOS Process
- All Inputs/Outputs and Clocks are TTL Compatible
- Packaging Options:
 - 18-Pin, 400 mil Ceramic DIP (JD Suffix)
 - 18-Pin, 300 mil Ceramic DIP (JDB Suffix)
 - 20-Pin, Ceramic Flatpack (HR Suffix)
 - 20-Pad, 350 × 675 Ceramic Chip Carrier (HL Suffix)
 - Additional Package Options Planned
- Military Temperature Range
 - 55 °C to 125 °C



PIN NOMENCLATURE	
A0–A10	Address Inputs
CAS	Column-Address Strobe
D	Data In
NC	No Internal Connection
Q	Data Out
RAS	Row-Address Strobe
W	Write Enable
VCC	5-V Supply
VSS	Ground

description

The SMJ44100 is a series of high-speed 4194304-bit dynamic random-access memories (DRAMs), organized as 4194304 words of one bit each. They employ state-of-the-art enhanced performance implanted CMOS EPIC™ technology for high performance, reliability, and low power operation.

The SMJ44100 features maximum row access time of 80 ns, 100 ns, and 120 ns. Maximum power dissipation is as low as 385 mW operating and 22 mW standby.

All inputs and outputs, including clocks, are compatible with Series 54 TTL. All addresses and data-in lines are latched on-chip to simplify system design. Data-out lines are unlatched to allow greater system flexibility.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

Copyright © 1995, Texas Instruments Incorporated

8961725 0085761 172

SMJ44100
4194304-WORD BY 1-BIT
DYNAMIC RANDOM-ACCESS MEMORY

SGMS040D – JANUARY 1991 – REVISED JUNE 1995

description (continued)

The SMJ44100 is offered in a 300-mil 18-pin ceramic dual-in-line package (JDB suffix), an 18-pin ceramic dual-in-line package (JD suffix), a 20-pin ceramic flatpack (HR suffix), and a 20-pad 350 x 675 ceramic chip carrier package (HL suffix). All packages are guaranteed for operation from –55°C to 125°C.

operation

enhanced page mode

Enhanced page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is eliminated. The maximum number of columns that can be accessed is determined by the maximum $\overline{\text{RAS}}$ low time and the $\overline{\text{CAS}}$ page cycle time used. With minimum $\overline{\text{CAS}}$ page cycle time, all 1024 columns specified by column addresses A0 through A9 can be accessed without intervening $\overline{\text{RAS}}$ cycles.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of $\overline{\text{RAS}}$. The buffers act as transparent or flow-through latches while $\overline{\text{CAS}}$ is high. The falling edge of $\overline{\text{CAS}}$ latches the column addresses. This feature allows the SMJ44100 to operate at a higher data bandwidth than conventional page-mode parts, since data retrieval begins as soon as column address is valid rather than when $\overline{\text{CAS}}$ goes low. This performance improvement is referred to as enhanced page mode. Valid column address can be presented immediately after row address hold time has been satisfied, usually well in advance of the falling edge of $\overline{\text{CAS}}$. In this case, data is obtained after t_{CAC} maximum (access time from $\overline{\text{CAS}}$ low), if t_{AA} maximum (access time from column address) has been satisfied. In the event that column addresses for the next cycle are valid at the time $\overline{\text{CAS}}$ goes high, access time for the next cycle is determined by the later occurrence of t_{CAC} or t_{CPA} (access time from rising edge of $\overline{\text{CAS}}$).

address (A0–A10)

Twenty-two address bits are required to decode 1 of 4194304 storage cell locations. Eleven row-address bits are set up on inputs A0 through A10 and latched onto the chip by $\overline{\text{RAS}}$. The eleven column-address bits are set up on pins A0 through A10 and latched onto the chip by $\overline{\text{CAS}}$. All addresses must be stable on or before the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. $\overline{\text{RAS}}$ is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. $\overline{\text{CAS}}$ is used as a chip select, activating the output buffer as well as latching the address bits into the column-address buffer.

write enable ($\overline{\text{W}}$)

The read or write mode is selected through $\overline{\text{W}}$. A logic high on the $\overline{\text{W}}$ input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pullup resistor. The data input is disabled when the read mode is selected. When $\overline{\text{W}}$ goes low prior to $\overline{\text{CAS}}$ (early write), data out remains in the high-impedance state for the entire cycle permitting common I/O operation.

data in (D)

Data is written during a write or read-write cycle. Depending on the mode of operation, the falling edge of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ strobes data into the on-chip data latch. In an early-write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal. In a delayed-write or read-write cycle, $\overline{\text{CAS}}$ is already low, the data is strobed in by $\overline{\text{W}}$ with setup and hold times referenced to this signal.



data out (Q)

The high-impedance state output buffer provides direct TTL compatibility (no pullup resistor required) with a fanout of two Series 54 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until $\overline{\text{CAS}}$ is brought low. In a read cycle the output becomes valid after the access time interval t_{CAC} that begins with the negative transition of $\overline{\text{CAS}}$ as long as t_{RAC} and t_{AA} are satisfied. The output becomes valid after the access time has elapsed and remains valid while $\overline{\text{CAS}}$ is low; $\overline{\text{CAS}}$ going high returns it to a high-impedance state. In a delayed-write or read-write cycle, the output follows the sequence for the read cycle.

refresh

A refresh operation must be performed at least once every 16 ms to retain data. This can be achieved by strobing each of the 1024 rows (A0–A9, A10 is ignored). A normal read or write cycle refreshes all bits in each row that is selected as well as the corresponding row relative to A10. A $\overline{\text{RAS}}$ -only operation can be used by holding $\overline{\text{CAS}}$ at the high (inactive) level, conserving power as the output buffer remains in the high-impedance state. Externally generated addresses must be used for a $\overline{\text{RAS}}$ -only refresh. Hidden refresh can be performed while maintaining valid data at the output pin. This is accomplished by holding $\overline{\text{CAS}}$ at V_{IL} after a read operation and cycling $\overline{\text{RAS}}$ after a specified precharge period, similar to a $\overline{\text{RAS}}$ -only refresh cycle. The external address is ignored during the hidden refresh cycles.

$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ (CBR) refresh

CBR refresh is utilized by bringing $\overline{\text{CAS}}$ low earlier than $\overline{\text{RAS}}$ (see parameter t_{CSR}) and holding it low after $\overline{\text{RAS}}$ falls (see parameter t_{CHR}). For successive CBR refresh cycles, $\overline{\text{CAS}}$ can remain low while cycling $\overline{\text{RAS}}$. The external address is ignored and the refresh address is generated internally.

power-up

To achieve proper device operation, an initial pause of 200 μs followed by a minimum of eight initialization cycles is required after full V_{CC} level is achieved. These eight initialization cycles need to include at least one refresh ($\overline{\text{RAS}}$ -only or CBR) cycle.

test mode

An industry standard design for test (DFT) mode is incorporated in the SMJ44100. A $\overline{\text{CBR}}$ cycle with $\overline{\text{W}}$ low (WCBR) cycle is used to enter test mode. In the test mode, data is written into and read from eight sections of the array in parallel. Data is compared upon reading and if all bits are equal, the data-out pin goes high. If any one bit is different, the data-out pin goes low. Any combination read, write, read-write, or page-mode can be used in test mode. The test mode function reduces test times by enabling the 4M DRAM to be tested as if it were a 512K DRAM, where row address 10, column address 10, and also column address 0 are not used. A $\overline{\text{RAS}}$ -only or CBR refresh cycle is used to exit the DFT mode.




POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

8961725 0085763 T45

SMJ44100
4194304-WORD BY 1-BIT
DYNAMIC RANDOM-ACCESS MEMORY
SGMS040D - JANUARY 1991 - REVISED JUNE 1995

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
The pin numbers shown are for the HM package.




POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

8-48

8961725 0085764 981

functional block diagram



absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

Voltage range on any pin (see Note 1)	- 1 V to 7 V
Voltage range on V _{CC}	- 1 V to 7 V
Short-circuit output current	50 mA
Power dissipation	1 W
Operating free-air temperature range, T _A	- 55°C to 125°C
Storage temperature range, T _{stg}	- 65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to V_{SS}.

recommended operating conditions

	MIN	NOM	MAX	UNIT
V _{CC} Supply voltage	4.5	5	5.5	V
V _{IH} High-level input voltage	2.4		6.5	V
V _{IL} Low-level input voltage (see Note 2)	- 1		0.8	V
T _A Minimum operating temperature	- 55			°C
T _C Maximum operating case temperature			125	°C

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

SMJ44100
4194304-WORD BY 1-BIT
DYNAMIC RANDOM-ACCESS MEMORY
 SGMS040D - JANUARY 1991 - REVISED JUNE 1995

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	'44100-80		'44100-10		'44100-12		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
V _{OH}	High-level output voltage	I _{OH} = -5 mA		2.4		2.4		V
V _{OL}	Low-level output voltage	I _{OL} = 4.2 mA		0.4		0.4		V
I _I	Input current (leakage)	V _{CC} = 5.5 V, V _I = 0 V to 6.5 V, All other pins = 0 V to V _{CC}		± 10		± 10		µA
I _O	Output current (leakage)	V _{CC} = 5.5 V, V _O = 0 V to V _{CC} , $\overline{\text{CAS}}$ high		± 10		± 10		µA
I _{CC1}	Read- or write-cycle current (see Note 3)	V _{CC} = 5.5 V, Minimum cycle		85		80		mA
I _{CC2}	Standby current	After 1 memory cycle, $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ high, V _{IH} = 2.4 V (TTL)		4		4		mA
I _{CC3}	Average refresh current ($\overline{\text{RAS}}$ only, or CBR) (see Note 3)	V _{CC} = 5.5 V, Minimum cycle, $\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}}$ high ($\overline{\text{RAS}}$ only), $\overline{\text{RAS}}$ low after $\overline{\text{CAS}}$ low (CBR)		85		75		mA
I _{CC4}	Average page current (see Note 4)	V _{CC} = 5.5 V, t _{PC} = minimum, $\overline{\text{RAS}}$ low, $\overline{\text{CAS}}$ cycling		50		40		mA

NOTES: 3. Measured with a maximum of one address change while $\overline{\text{RAS}}$ = V_{IL}
 4. Measured with a maximum of one address change while $\overline{\text{CAS}}$ = V_{IH}

capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz (see Note 5)

PARAMETER	MIN	MAX	UNIT
C _{I(A)} Input capacitance, address inputs		7	pF
C _{I(D)} Input capacitance, data inputs		7	pF
C _{I(RC)} Input capacitance, strobe inputs		10	pF
C _{I(W)} Input capacitance, write-enable input		10	pF
C _O Output capacitance		10	pF

NOTE 5: V_{CC} = 5 V ± 0.5 V and the bias on pins under test is 0 V. Capacitance is sampled only at initial design and after any major change.

switching characteristics over recommended ranges of supply voltage range and operating free-air temperature

PARAMETER	'44100-80		'44100-10		'44100-12		UNIT
	MIN	MAX	MIN	MAX	MIN	MAX	
t _{AA} Access time from column address		40		50		55	ns
t _{CAC} Access time from $\overline{\text{CAS}}$ low		20		25		30	ns
t _{CPA} Access time from column precharge		45		50		55	ns
t _{RAC} Access time from $\overline{\text{RAS}}$ low		80		100		120	ns
t _{OFF} Output disable time after $\overline{\text{CAS}}$ high (see Note 6)		20		25		30	ns

NOTE 6: t_{OFF} is specified when the output is no longer driven. The output is disabled when $\overline{\text{CAS}}$ is brought high.



timing requirements over recommended ranges of supply voltage and operating free-air temperature

		'44100-80		'44100-10		'44100-12		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _{RC}	Cycle time, random read or write (see Note 7)	150		180		210		ns
t _{RWC}	Cycle time, read-write	175		210		245		ns
t _{PC}	Cycle time, page-mode read or write (see Note 8)	50		60		65		ns
t _{PRWC}	Cycle time, page-mode read-write	70		85		95		ns
t _{RASP}	Pulse duration, page mode, $\overline{\text{RAS}}$ low (see Note 9)	80	100 000	100	100 000	120	100 000	ns
t _{RAS}	Pulse duration, nonpage mode, $\overline{\text{RAS}}$ low (see Note 9)	80	10 000	100	10 000	120	10 000	ns
t _{CAS}	Pulse duration, $\overline{\text{CAS}}$ low (see Note 10)	20	10 000	25	10 000	30	10 000	ns
t _{CP}	Pulse duration, $\overline{\text{CAS}}$ high	10		10		15		ns
t _{RP}	Pulse duration, $\overline{\text{RAS}}$ high (precharge)	60		70		80		ns
t _{WP}	Pulse duration, write	15		20		25		ns
t _{ASC}	Setup time, column address before $\overline{\text{CAS}}$ low	0		0		0		ns
t _{ASR}	Setup time, row address before $\overline{\text{RAS}}$ low	0		0		0		ns
t _{DS}	Setup time, data (see Note 11)	0		0		0		ns
t _{RCS}	Setup time, read before $\overline{\text{CAS}}$ low	0		0		0		ns
t _{CWL}	Setup time, $\overline{\text{W}}$ low before $\overline{\text{CAS}}$ high	20		25		30		ns
t _{RWL}	Setup time, $\overline{\text{W}}$ low before $\overline{\text{RAS}}$ high	20		25		30		ns
t _{WCS}	Setup time, $\overline{\text{W}}$ low before $\overline{\text{CAS}}$ low (early-write operation only)	0		0		0		ns
t _{WSR}	Setup time, $\overline{\text{W}}$ high (CBR refresh only)	10		10		10		ns
t _{CAH}	Hold time, column address after $\overline{\text{CAS}}$ low	15		20		20		ns
t _{DHR}	Hold time, data after $\overline{\text{RAS}}$ low	60		75		90		ns
t _{DH}	Hold time, data (see Note 11)	15		20		25		ns
t _{AR}	Hold time, column address after $\overline{\text{RAS}}$ low (see Note 13)	60		75		90		ns
t _{RAH}	Hold time, row address after $\overline{\text{RAS}}$ low	10		15		15		ns
t _{RCH}	Hold time, read after $\overline{\text{CAS}}$ high (see Note 12)	0		0		0		ns
t _{RRH}	Hold time, read after $\overline{\text{RAS}}$ high (see Note 12)	0		0		0		ns
t _{WCH}	Hold time, write after $\overline{\text{CAS}}$ low (early-write operation only)	15		20		25		ns
t _{WCR}	Hold time, write after $\overline{\text{RAS}}$ low (see Note 10)	60		75		90		ns
t _{WHR}	Hold time, $\overline{\text{W}}$ high (CBR refresh only)	10		10		10		ns
t _{AWD}	Delay time, column address to $\overline{\text{W}}$ low (read-write operation only)	40		50		55		ns
t _{CHR}	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high (CBR refresh only)	20		20		25		ns
t _{CRP}	Delay time, $\overline{\text{CAS}}$ high to $\overline{\text{RAS}}$ low	0		0		0		ns
t _{CSH}	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ high	80		100		120		ns
t _{CSR}	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ low (CBR refresh only)	10		10		10		ns
t _{CWD}	Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{W}}$ low (read-write operation only)	20		25		30		ns

- NOTES: 7. All cycle times assume $t_r = 5$ ns.
8. To assure t_{PC} min, t_{ASC} should be $\geq t_{CP}$.
9. In a read-write cycle, t_{RWD} and t_{RWL} must be observed.
10. In a read-write cycle, t_{CWD} and t_{CWL} must be observed.
11. Referenced to the later of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ in write operations
12. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
13. The minimum value is measured when t_{RDC} is set to t_{RCD} min as a reference.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

8-51

8961725 0085767 690

SMJ44100
4194304-WORD BY 1-BIT
DYNAMIC RANDOM-ACCESS MEMORY
SGMS040D - JANUARY 1991 - REVISED JUNE 1995

timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)


		'44100-80		'44100-10		'44100-12		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t_{RAD}	Delay time, \overline{RAS} low to column address (see Note 14)	15	40	20	50	20	65	ns
t_{RAL}	Delay time, column address to \overline{RAS} high	40		50		55		ns
t_{CAL}	Delay time, column address to \overline{CAS} high	40		50		55		ns
t_{RCD}	Delay time, \overline{RAS} low to \overline{CAS} low (see Note 14)	20	60	25	75	25	90	ns
t_{RPC}	Delay time, \overline{RAS} high to \overline{CAS} low	0		0		0		ns
t_{RSH}	Delay time, \overline{CAS} low to \overline{RAS} high	20		25		30		ns
t_{RWD}	Delay time, \overline{RAS} low to \overline{W} low (read-write operation only)	80		100		120		ns
t_{CLZ}	\overline{CAS} to output in low Z (see Note 15)	0		0		0		ns
t_{REF}	Refresh time interval		16		16		16	ms
t_T	Transition time (see Note 16)							

NOTES: 14. Maximum value specified only to assure access time.


15. Valid data is presented at the output after all access times are satisfied. The output can go from the high-impedance state to an invalid-data state prior to the specified access times as the output is driven when \overline{CAS} goes low.

16. Transition times (rise and fall) for \overline{RAS} and \overline{CAS} are to be minimum of 3 ns and maximum of 50 ns.

PARAMETER MEASUREMENT INFORMATION



(a) LOAD CIRCUIT




(b) ALTERNATE LOAD CIRCUIT

NOTE A: C_L includes probe and fixture capacitance.

Figure 1. Load Circuits for Timing Parameters



PARAMETER MEASUREMENT INFORMATION



NOTE A: Valid data is presented at the output after all access times are satisfied. The output can go from the high-impedance state to an invalid-data state prior to the specified access times as the output is driven when \overline{CAS} goes low.

Figure 2. Read-Cycle Timing



**TEXAS
INSTRUMENTS**

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

PARAMETER MEASUREMENT INFORMATION





Figure 3. Early-Write-Cycle Timing



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

PARAMETER MEASUREMENT INFORMATION




NOTE A: Valid data is presented at the output after all access times are satisfied. The output can go from the high-impedance state to an invalid-data state prior to the specified access times as the output is driven when CAS goes low.

Figure 4. Write-Cycle Timing



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

PARAMETER MEASUREMENT INFORMATION




NOTE A: Valid data is presented at the output after all access times are satisfied. The output can go from the high-impedance state to an invalid-data state prior to the specified access times as the output is driven when CAS goes low.

Figure 5. Read-Write-Cycle Timing



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443


PARAMETER MEASUREMENT INFORMATION



- NOTES: A. Valid data is presented at the output after all access times are satisfied. The output can go from the high-impedance state to an invalid-data state prior to the specified access times as the output is driven when CAS goes low.
B. Access time is t_{CPA} or t_{AA} dependent.

Figure 6. Enhanced-Page-Mode Read-Cycle Timing

PARAMETER MEASUREMENT INFORMATION




- NOTES: A. Referenced to \overline{CAS} or \overline{W} , whichever occurs last.
B. A read cycle or a read-write cycle can be intermixed with a write cycle as long as read and read-write timing specifications are not violated.

Figure 7. Enhanced-Page-Mode Write-Cycle Timing



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

PARAMETER MEASUREMENT INFORMATION




- NOTES: A. Valid data is presented at the output after all access times are satisfied. The output can go from the high-impedance state to an invalid-data state prior to the specified access times as the output is driven when CAS goes low.
B. A read or write cycle can be intermixed with read-write cycles as long as the read and write timing specifications are not violated.

Figure 8. Enhanced-Page-Mode Read-Write-Cycle Timing



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

PARAMETER MEASUREMENT INFORMATION



NOTES: A. Transition times (rise and fall) for \overline{RAS} and \overline{CAS} are to be minimum of 3 ns and maximum of 50 ns.
B. A10 is a don't care.

Figure 9. \overline{RAS} -Only Refresh-Cycle Timing




POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

8-60

8961725 0085776 BT3

PARAMETER MEASUREMENT INFORMATION




NOTES: A. Transition times (rise and fall) for \overline{RAS} and \overline{CAS} are to be minimum of 3 ns and maximum of 50 ns.
B. $A10$ is a don't care.

Figure 10. Automatic CBR Refresh-Cycle Timing



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

PARAMETER MEASUREMENT INFORMATION



NOTE A: Transition times (rise and fall) for \overline{RAS} and \overline{CAS} are to be minimum of 3 ns and maximum of 50 ns.

Figure 11. Hidden-Refresh-Cycle (Read) Timing



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

PARAMETER MEASUREMENT INFORMATION




Figure 12. Hidden-Refresh-Cycle (Write) Timing



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443