JD/JDB PACKAGES

(TOP VIEW)

D

 $\overline{\mathsf{w}}$ Γ

A10 Г 4

> A0 5

> A2 7

> АЗ 8

RAS

A1

Ď

Ē

Vcc ☐9

3

6

18 VSS

16 CAS

15 A9

14 🗌 A8

13 A7

12 A6

11 A5

10 □ A4

17 🛛 Q

DL

 $\overline{\mathsf{w}}$

RAS 3

NC [

A10 🗆 5

A0 🗌 6

A2 🗌 8

A1 🗆

АЗГ 9

vccl

26[Vss

25 Q

24∏ CAS

23 NC

22 **A9**

18 A8

17 **A7**

16[

15∏ **A5**

14

PIN NOMENCLATURE

Data In

Data Out

Write Enable

5-V Supply Ground

Address Inputs

Calumn-Address Strobe

No Internal Connection

Row-Address Strobe

HL PACKAGE

(TOP VIEW)

ו 🛚 ס

wh₂

RAS 🛚 3

NC 4

A10 🛮 5

A0 🛮 9

A1 10

A3 🛮 12

A2

A0-A10

CAS

n

NC:

O

w

RAS

Vcc

٧ss

11

13

2

HR PACKAGE

(TOP VIEW)

20 VSS

18 CAS

17 NC

16 A9

15 AB

14 A7

13 A6

12 A5

11 A4

19 🔲 Q

- Processed to MIL-STD-883, Class B
- Organization . . . 4194304 × 1
- Single 5-V Power Supply (±10% Tolerance)
- Performance Ranges:

	ACCESS	ACCESS	ACCESS	READ
	TIME	TIME	TIME	OR WRITE
	(trac) (MAX)	(tCAC) (MAX)	(AA [†]) (XAM)	CYCLE (MIN)
SMJ44100-80	80 ns	20 ns	40 ns	150 ns
SMJ44100-10	100 ns	25 ns	50 ns	180 ns
SMJ44100-12	120 ns	30 ns	55 ns	210 ns

- Enhanced Page Mode Operation for Faster **Memory Access**
 - Higher Data Bandwidth Than Conventional Page-Mode Parts
 - Random Single-Bit Access Within a Row With a Column Address
- CAS-Before-RAS (CBR) Refresh
- Long Refresh Period 1024-Cycle Refresh in 16 ms (Max)
- 3-State Unlatched Output
- Low Power Dissipation
- Texas Instruments EPIC™ CMOS Process
- All Inputs/Outputs and Clocks are TTL Compatible
- Packaging Options:
 - 18-Pin, 400 mil Ceramic DIP (JD Suffix)
 - 18-Pin, 300 mil Ceramic DIP (JDB Suffix)
 - 20-Pin. Ceramic Flatpack (HR Suffix)
 - 20-Pad, 350 x 675 Ceramic Chip Carrier (HL Suffix)
 - Additional Package Options Planned
- Military Temperature Range
 - -55 °C to 125°C

description

The SMJ44100 is a series of high-speed 4194304-bit dynamic random-access memories (DRAMs), organized as 4194304 words of one bit each. They employ state-of-the-art enhanced performance implanted CMOS EPIC™ technology for high performance, reliability, and low power operation.

The SMJ44100 features maximum row access time of 80 ns, 100 ns, and 120 ns. Maximum power dissipation is as low as 385 mW operating and 22 mW standby.

All inputs and outputs, including clocks, are compatible with Series 54 TTL. All addresses and data-in lines are latched on-chip to simplify system design. Data-out lines are unlatched to allow greater system flexibility.

EPIC is a trademark of Texas Instruments Incorporated

PRODUCTION DATA information is current as of publication data. Products conform to specifications per the terms of Taxas instruments standard warranty. Production processing does not necessarily include testing of all perameters.



Copyright © 1995, Texas Instruments Incorporated

POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443

8-45

8961725 0085761 172 |

description (continued)

The SMJ44100 is offered in a 300-mil 18-pin ceramic dual-in-line package (JDB suffix), an 18-pin ceramic dual-in-line package (JD suffix), a 20-pin ceramic flatpack (HR suffix), and a 20-pad 350×675 ceramic chip carrier package (HL suffix). All packages are guaranteed for operation from -55° C to 125° C.

operation

enhanced page mode

Enhanced page-mode operation allows faster memory access by keeping the same row address while selecting random column addresses. The time for row-address setup and hold and address multiplex is eliminated. The maximum number of columns that can be accessed is determined by the maximum RAS low time and the CAS page cycle time used. With minimum CAS page cycle time, all 1024 columns specified by column addresses A0 through A9 can be accessed without intervening RAS cycles.

Unlike conventional page-mode DRAMs, the column-address buffers in this device are activated on the falling edge of \overline{RAS} . The buffers act as transparent or flow-through latches while \overline{CAS} is high. The falling edge of \overline{CAS} latches the column addresses. This feature allows the SMJ44100 to operate at a higher data bandwidth than conventional page-mode parts, since data retrieval begins as soon as column address is valid rather than when \overline{CAS} goes low. This performance improvement is referred to as enhanced page mode. Valid column address can be presented immediately after row address hold time has been satisfied, usually well in advance of the falling edge of \overline{CAS} . In this case, data is obtained after t_{CAC} maximum (access time from \overline{CAS} low), if t_{AA} maximum (access time from column address) has been satisfied. In the event that column addresses for the next cycle are valid at the time \overline{CAS} goes high, access time for the next cycle is determined by the later occurrence of t_{CAC} or t_{CPA} (access time from rising edge of \overline{CAS}).

address (A0-A10)

Twenty-two address bits are required to decode 1 of 4194304 storage cell locations. Eleven row-address bits are set up on inputs A0 through A10 and latched onto the chip by \overline{RAS} . The eleven column-address bits are set up on pins A0 through A10 and latched onto the chip by \overline{CAS} . All addresses must be stable on or before the falling edges of \overline{RAS} and \overline{CAS} . \overline{RAS} is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. \overline{CAS} is used as a chip select, activating the output buffer as well as latching the address bits into the column-address buffer.

write enable (W)

The read or write mode is selected through \overline{W} . A logic high on the \overline{W} input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pullup resistor. The data input is disabled when the read mode is selected. When \overline{W} goes low prior to \overline{CAS} (early write), data out remains in the high-impedance state for the entire cycle permitting common I/O operation.

data in (D)

Data is written during a write or read-write cycle. Depending on the mode of operation, the falling edge of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ strobes data into the on-chip data latch. In an early-write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal. In a delayed-write or read-write cycle, $\overline{\text{CAS}}$ is already low, the data is strobed in by $\overline{\text{W}}$ with setup and hold times referenced to this signal.



8-46

8961725 0085762 009

data out (Q)

The high-impedance state output buffer provides direct TTL compatibility (no pullup resistor required) with a fanout of two Series 54 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state until CAS is brought low. In a read cycle the output becomes valid after the access time interval t_{CAC} that begins with the negative transition of CAS as long as t_{RAC} and t_{AA} are satisfied. The output becomes valid after the access time has elapsed and remains valid while CAS is low; CAS going high returns it to a high-impedance state. In a delayed-write or read-write cycle, the output follows the sequence for the read cycle.

refresh

A refresh operation must be performed at least once every 16 ms to retain data. This can be achieved by strobing each of the 1024 rows (A0-A9, A10 is ignored). A normal read or write cycle refreshes all bits in each row that is selected as well as the corresponding row relative to A10. A RAS-only operation can be used by holding CAS at the high (inactive) level, conserving power as the output buffer remains in the high-impedance state. Externally generated addresses must be used for a RAS-only refresh. Hidden refresh can be performed while maintaining valid data at the output pin. This is accomplished by holding CAS at VIL after a read operation and cycling RAS after a specified precharge period, similar to a RAS-only refresh cycle. The external address is ignored during the hidden refresh cycles.

CAS-before-RAS (CBR) refresh

CBR refresh is utilized by bringing CAS low earlier than RAS (see parameter t_{CSR}) and holding it low after RAS falls (see parameter t_{CHR}). For successive CBR refresh cycles, CAS can remain low while cycling RAS. The external address is ignored and the refresh address is generated internally.

power-up

To achieve proper device operation, an initial pause of 200 µs followed by a minimum of eight initialization cycles is required after full V_{CC} level is achieved. These eight initialization cycles need to include at least one refresh (RAS-only or CBR) cycle.

test mode


An industry standard design for test (DFT) mode is incorporated in the SMJ44100. A $\overline{\text{CBR}}$ cycle with $\overline{\text{W}}$ low (WCBR) cycle is used to enter test mode. In the test mode, data is written into and read from eight sections of the array in parallel. Data is compared upon reading and if all bits are equal, the data-out pin goes high. If any one bit is different, the data-out pin goes low. Any combination read, write, read-write, or page-mode can be used in test mode. The test mode function reduces test times by enabling the 4M DRAM to be tested as if it were a 512K DRAM, where row address 10, column address 10, and also column address 0 are not used. A RAS-only or CBR refresh cycle is used to exit the DFT mode.



SMJ44100 4194304-WORD BY 1-BIT **DYNAMIC RANDOM-ACCESS MEMORY**

SGMS040D - JANUARY 1991 - REVISED JUNE 1995


logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. The pin numbers shown are for the HM package.



functional block diagram



absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Voltage range on any pin (see Note 1)	1 V to 7 V
Voltage range on V _{CC}	1 V to 7 V
Short-circuit output current	50 mA
Power dissipation	1 W
Operating free-air temperature range, T _A	– 55°C to 125°C
Storage temperature range, T _{stq}	– 65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	٧
VIH	High-level input voltage	2.4		6.5	>
VIL	Low-level input voltage (see Note 2)	-1		8.0	٧
TA	Minimum operating temperature	- 55			ပ္
TC	Maximum operating case temperature			125	•c

NOTE 2: The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used for logic-voltage levels only.



POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443

8-49

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	'4410	ю-80	-80 '44100-:		'4410	'44100-12	
	FARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Voн	High-level output voltage	I _{OH} = - 5 mA	2.4		2.4		2.4		V
VOL	Low-level output voltage	I _{OL} = 4.2 mA		0.4		0.4		0.4	V
lį	Input current (leakage)	V _{CC} = 5.5 V, V _I = 0 V to 6.5 V, All other pins = 0 V to V _{CC}		± 10		± 10		± 10	μА
ю	Output current (leakage)	$V_{CC} = 5.5 \text{ V}, \qquad V_{O} = 0 \text{ V to V}_{CC},$ CAS high		± 10		± 10		± 10	μА
lCC1	Read- or write-cycle current (see Note 3)	V _{CC} = 5.5 V, Minimum cycle		85		80		70	mA
ICC2	Standby current	After 1 memory cycle, RAS and CAS high, VIH = 2.4 V (TTL)		4		4		4	mA
Іссз	Average refresh current (RAS only, or CBR) (see Note 3)	V _{CC} = 5.5 V, Minimum cycle, RAS cycling, CAS high (RAS only), RAS low after CAS low (CBR)		85		75		65	mA
CC4	Average page current (see Note 4)	VCC = 5.5 V, tpC = minimum, RAS low, CAS cycling		50		40		35	mA

NOTES: 3. Measured with a maximum of one address change while RAS = VIL

Measured with a maximum of one address change while CAS = VIH

capacitance over recommended ranges of supply voltage and operating free-air temperature, $f=1\,$ MHz (see Note 5)

	PARAMETER	MIN MAX	UNIT
C _{i(A)}	Input capacitance, address inputs	7	ρF
C _{i(D)}	Input capacitance, data inputs	7	pF
C _{i(RC)}	Input capacitance, strobe inputs	10	-
C _{i(W)}	Input capacitance, write-enable input	10	-
Co	Output capacitance	10	pF

NOTE 5: V_{CC} = 5 V ± 0.5 V and the bias on pins under test is 0 V. Capacitance is sampled only at initial design and after any major change.

switching characteristics over recommended ranges of supply voltage range and operating free-air temperature

	PARAMETER	'4410	0-80	'4410	0-10	'4410	0-12	11010
	TO CARE LET	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
^t AA	Access time from column address		40		50	-	55	ns
^t CAC	Access time from CAS low		20		25		30	ns
^t CPA	Access time from column precharge		45		50		55	ns
tRAC	Access time from RAS low		80		100		120	ns
toff	Output disable time after CAS high (see Note 6)		20		25		30	ns

NOTE 6: toff is specified when the output is no longer driven. The output is disabled when CAS is brought high.



POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443

8-50

8961725 0085766 754 📟

timing requirements over recommended ranges of supply voltage and operating free-air temperature

		'441	'44100-80		00-10	'44100-12		UNIT
		MIN	MAX	MIN	MAX	MiN	MAX	UNII
^t RC	Cycle time, random read or write (see Note 7)	150		180		210		ns
†RWC	Cycle time, read-write	175		210		245		ns
tPC	Cycle time, page-mode read or write (see Note 8)	50		60		65		ns
^t PRWC	Cycle time, page-mode read-write	70		85		95		ns
TRASP	Pulse duration, page mode, RAS low (see Note 9)	80	100 000	100	100 000	120	100 000	ns
tRAS	Pulse duration, nonpage mode, RAS low (see Note 9)	80	10 000	100	10 000	120	10 000	ns
tCAS	Pulse duration, CAS low (see Note 10)	20	10 000	25	10 000	30	10 000	ns
^t CP	Pulse duration, CAS high	10		10		15		ns
t _{RP}	Pulse duration, RAS high (precharge)	60		70		80		ns
twp	Pulse duration, write	15		20		25		ns
tASC	Setup time, column address before CAS low	0		0		0		ns
†ASFI	Setup time, row address before RAS low	0		0		0		ns
t _{DS}	Setup time, data (see Note 11)	0		0		0		ns
t _{RCS}	Setup time, read before CAS low	0		0		0		ns
tCWL	Setup time, W low before CAS high	20		25		30		ns
t _{RWL}	Setup time, W low before RAS high	20		25		30		ns
twcs	Setup time, W low before CAS low (early-write operation only)	0		0		0		ns
twsa	Setup time, W high (CBR refresh only)	10		10		10		ns
tCAH	Hold time, column address after CAS low	15		20		20		ns
^t DHR	Hold time, data after RAS low	60		75		90		ns
^t DH	Hold time, data (see Note 11)	15		20		25		ns
t _{AR}	Hold time, column address after RAS low (see Note 13)	60		75		90	-	ns
^t RAH	Hold time, row address after RAS low	10		15		15		ns
tRCH	Hold time, read after CAS high (see Note 12)	0		0		0		ns
t _{RRH}	Hold time, read after RAS high (see Note 12)	0		0		0		ns
twch	Hold time, write after CAS low (early-write operation only)	15		20		25		ns
twcn	Hold time, write after RAS low (see Note 10)	60		75		90		ns
twhr	Hold time, W high (CBR refresh only)	10		10		10		ns
^t AWD	Delay time, column address to \overline{W} low (read-write operation only)	40		50		55		ns
tCHR	Delay time, RAS low to CAS high (CBR refresh only)	20		20		25		ns
tCRP	Delay time, CAS high to RAS low	0		0		0		ns
tCSH	Delay time, RAS low to CAS high	80		100		120		ns
tCSR	Delay time, CAS low to RAS low (CBR refresh only)	10		10		10		ns
tcwp	Delay time, CAS low to W low (read-write operation only)	20		25		30		ns

- NOTES: 7. All cycle times assume t_T = 5 ns.
 - 8. To assure tpc min, tASC should be ≥ tcp.
 - 9. In a read-write cycle, tRWD and tRWL must be observed.
 - 10. In a read-write cycle, t_{CWD} and t_{CWL} must be observed.
 11. Referenced to the later of CAS or W in write operations

 - 12. Either tRRH or tRCH must be satisfied for a read cycle.
 - 13. The minimum value is measured when tRDC is set to tRCD min as a reference.




timing requirements over recommended ranges of supply voltage and operating free-air temperature (continued)

		'4410	08-00	'4410	0-10	'4410	0-12	
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
^t RAD	Delay time, RAS low to column address (see Note 14)	15	40	20	50	20	65	ns
^t RAL	Delay time, column address to RAS high	40		50		55		ns
^t CAL	Delay time, column address to CAS high	40		50		55		ns
t _{RCD}	Delay time, RAS low to CAS low (see Note 14)	20	60	25	75	25	90	ns
tRPC	Delay time, RAS high to CAS low	0		0		0		ns
tRSH	Delay time, CAS low to RAS high	20		25		30		ns
^t RWD	Delay time, RAS low to W low (read-write operation only)	80		100		120		ns
tCLZ	CAS to output in low Z (see Note 15)	0		0		0		ns
tREF	Refresh time interval		16		16		16	ms
tŢ	Transition time (see Note 16)							

NOTES: 14. Maximum value specified only to assure access time.

16. Transition times (rise and fall) for RAS and CAS are to be minimum of 3 ns and maximum of 50 ns.

PARAMETER MEASUREMENT INFORMATION



NOTE A: C_L includes probe and fixture capacitance.

Figure 1. Load Circuits for Timing Parameters




8-52

POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443

8961725 0085768 527 🖿

^{15.} Valid data is presented at the output after all access times are satisfied. The output can go from the high-impedance state to an invalid-data state prior to the specified access times as the output is driven when CAS goes low.



NOTE A: Valid data is presented at the output after all access times are satisfied. The output can go from the high-impedance state to an invalid-data state prior to the specified access times as the output is driven when CAS goes low.

Figure 2. Read-Cycle Timing







Figure 3. Early-Write-Cycle Timing



8-54

POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251-1443

8961725 0085770 185



NOTE A: Valid data is presented at the output after all access times are satisfied. The output can go from the high-impedance state to an invalid-data state prior to the specified access times as the output is driven when CAS goes low.

Figure 4. Write-Cycle Timing



PARAMETER MEASUREMENT INFORMATION - tRWC RAS tCAS. tRP **tace** CAS ^tRAH TASC tRAD → ⊦ tCAH A0-A10 Column Don't Care tcwL ^tCAH t_{RWL} **t**RCS ^tAWD Don't Care Don't Care tcwp t_{RWD} tos Don't Care Valid in Don't Care - toff - tclz -See Note A Valid Out - tCAC

NOTE A: Valid data is presented at the output after all access times are satisfied. The output can go from the high-impedance state to an invalid-data state prior to the specified access times as the output is driven when CAS goes low.

tAA

TRAC


Figure 5. Read-Write-Cycle Timing



8-56

POST OFFICE BOX 1443 * HOUSTON, TEXAS 77251~1443


8961725 0085772 T58 🖿



- NOTES: A. Valid data is presented at the output after all access times are satisfied. The output can go from the high-impedance state to an invalid-data state prior to the specified access times as the output is driven when CAS goes low.
 - B. Access time is tCPA or tAA dependent.

Figure 6. Enhanced-Page-Mode Read-Cycle Timing





NOTES: A. Referenced to CAS or W, whichever occurs last.

B. A read cycle or a read-write cycle can be intermixed with a write cycle as long as read and read-write timing specifications are not violated.


Figure 7. Enhanced-Page-Mode Write-Cycle Timing



8-58

8961725 0085774 820

PARAMETER MEASUREMENT INFORMATION



NOTES: A. Valid data is presented at the output after all access times are satisfied. The output can go from the high-impedance state to an invalid-data state prior to the specified access times as the output is driven when CAS goes low.


B. A read or write cycle can be intermixed with read-write cycles as long as the read and write timing specifications are not violated.

Figure 8. Enhanced-Page-Mode Read-Write-Cycle Timing



POST OFFICE BOX 1443 PHOUSTON, TEXAS 77251-1443

8-59







Figure 9. RAS-Only Refresh-Cycle Timing



8-60

8961725 0085776 6T3 🖿



NOTES: A. Transition times (rise and fall) for RAS and CAS are to be minimum of 3 ns and maximum of 50 ns.

B. A10 is a don't care.


D

Figure 10. Automatic CBR Refresh-Cycle Timing

Don't Care

- HI-Z





NOTE A: Transition times (rise and fall) for RAS and CAS are to be minimum of 3 ns and maximum of 50 ns.

Figure 11. Hidden-Refresh-Cycle (Read) Timing



8-62

8961725 0085778 476 📼




Figure 12. Hidden-Refresh-Cycle (Write) Timing

