

## Data Buffer

### GENERAL DESCRIPTION

The XR-2125 is a logic circuit designed to perform the data buffer function for Bell 212A type modem systems. Both asynchronous to synchronous and synchronous to asynchronous conversions are performed at nominal data rates of 1200 bits per second. The XR-2125 is selectable for character lengths of 9 or 10 bits. Separate enable/disable inputs are supplied for async to sync and sync to async converter sections. These inputs allow the same data lines to be used for asynchronous or synchronous operation.

The receive data buffer (sync to async) accepts input sync data (typically from the modem demodulator) at 1200 BPS and converts it to a 1219 BPS async data format. The transmit data buffer (async to sync) accepts input async format data with a data rate of 1200 BPS  $\pm 1\%$ ,  $-2.5\%$  and it is synchronized to 1200 BPS, which is typically sent to the modulator. This section also provides break signal automatic extension.

The XR-2125 is constructed using silicon gate CMOS technology for low power operation. Operation is designed for an input clock frequency of 1.8432 MHz. The XR-2125, available in a 14 pin package, is designed for single 5 volt operation.

### FEATURES

- Bell 212A Compatible
- Asynchronous to Synchronous Conversion
- Synchronous to Asynchronous Conversion
- Independent Disable Input for Receiver and Transmitter Sections
- 1.8432 MHz Clock
- Break Signal Automatic Extension for Transmitter
- 1200 BPS  $\pm 1\%$ ,  $-2.5\%$  Operation
- Single 5 Volt Operation
- Standby Mode


### APPLICATIONS

- Bell 212A Data Buffer
- Dedicated 1200 BPS Terminals
- Point-of-Sale Terminals

### ABSOLUTE MAXIMUM RATINGS

Power Supply	-0.3 to +7.0 V
Input Voltage	-0.3 to $V_{DD} + 0.3$
DC Input Current (Any Input)	$\pm 100 \mu A$
Power Dissipation	250 mW
Storage Temperature Range	-65°C to +125°C

### FUNCTIONAL BLOCK DIAGRAM



### ORDERING INFORMATION

Part Number	Package	Operating Temperature
XR-2125CN	Ceramic	0°C to 70°C
XR-2125CP	Plastic	0°C to 70°C

### SYSTEM DESCRIPTION

The XR-2125 provides the complete interface between synchronous and character - asynchronous data systems. The synchronous side consists of two lines, TXD and RXD, each with their respective clocks, TXC and RXC. The synchronous portion is designed for data rates of 1200  $\pm .01\%$  BPS. The asynchronous side handles data oriented in characters where the actual data bits are bracketed by a start and stop bit. Character lengths of 9 or 10 bits (7 or 8 data bits), pin selectable, are accepted.

To perform this interface, the XR-2125 consists of two main sections: synchronous to asynchronous (receive section) converter to reinsert stop bits deleted by the sending modem. The other section is the asynchronous to synchronous converter (transmit section) to add or delete stop bits to correct the transmit data rate to 1200 BPS. This section also extends the break signal to two character lengths plus three bits when it comes in at a short-term period.


A standby mode is included to put the XR-2125 in a low supply current, non-operative, mode on command.

## ELECTRICAL CHARACTERISTICS


Test Conditions:  $V_{DD} = 5\text{ V} \pm 5\%$ ,  $T_A = 25^\circ\text{C}$ , CLK IN = 1.8432 MHz  $\pm 0.01\%$ , unless otherwise specified.

SYMBOL	PARAMETERS	MIN.	TYP.	MAX.	UNIT	CONDITIONS					
DC CHARACTERISTICS											
VOL	Output Low Voltage	2.4	0.05	0.8	V	$I_{OL} = 2\text{ mA}$ $I_{OM} = -400\text{ }\mu\text{A}$					
VOH	Output High Voltage				V						
VIL	Input Low Voltage				V						
VIH	Input High Voltage				V						
IOL	Output Low Current	2.4	2	-400	mA	$V_{IN} = 0 - V_{DD}$					
IOH	Output High Current				$\mu\text{A}$						
IIN	Input Current				$\pm 10$ $\mu\text{A}$						
IDD	Supply Current Quiescent				100 $\mu\text{A}$						
IDD	Supply Current Standby	100	250	1	$\mu\text{A}$						
AC CHARACTERISTICS: $f_{TXC\text{ IN}} = 1200 \pm 0.01\% \text{ Hz}$ , $f_{RXC\text{ IN}} = 1200 \pm 0.01\% \text{ Hz}$ .											
twstr	Start Bit Width				1170		820	1212	$\mu\text{s}$	Reinserted Stop Bits and (n) (820 $\mu\text{s}$ ) long	
twstp	Stop Bit Width						938		$\mu\text{s}$		
	9 Bit Character								$\mu\text{s}$		
	10 Bit Character	951									
f <sub>txd</sub>	TXD in Bit Rate	1200	BPS	$C_L = 50\text{ pf}$ ; 10/9 = Hi							
t <sub>dtxd</sub>	TXD Out Delay Time	1219				200 ns					
t <sub>drxd</sub>	RXD Out Delay Time					200 ns					
f <sub>rxco</sub>	RXC Out Frequency					Hz	10/9 = Hi				


## RECEIVE TIMING



## TRANSMIT TIMING



## TRANSMIT AND RECEIVE TIMING CHARACTERISTICS



EQUIVALENT SCHEMATIC DIAGRAM

## DESCRIPTION OF INPUTS AND OUTPUTS

Pin	Name	Description
1	SB	This pin places the XR-2125 in a non-operative, low quiescent current mode, when low.
2	TXEN	An enable input for the transmitter section (async to sync). When enabled, async to sync conversion is performed on TXD IN. When disabled, the data on TXD OUT will be identical to that of TXD IN (flow through mode). In Bell 212A type modem applications the sync to async will be disabled for 300 BPS FSK operation and for 1200 BPS synchronous operation.
3	RX EN	A digital enable input for the receiver section (sync to async). When enabled, sync to async conversion is performed on RXD IN. When disabled, the data on RX OUT will be identical to that of RXD IN (flow through mode). In Bell 212A type modem applications the sync to async will be disabled for 300 BPS FSK operation and for 1200 BPS synchronous operation.
4	TXD IN	The transmitter data input. This is a serial data stream with a data rate of 1200 BPS $\pm 1\%$ -2.5% (TX EN active).
5	RXD OUT	The asynchronous serial data output from the sync to async converter (RX EN active). The data rate of this signal is 1219 BPS (asynchronous operation).
6	RX CLK OUT	Received clock output.
7	VSS	Ground pin. This should be tied to digital ground of the system.
8	10/9	Asynchronous character length selection input. Ten bit (start bit, 8 data bits and a stop bit) or nine bit (7 data bits) can be selected.
9	RXC IN	The receive clock input, which typically is supplied by the demodulator (XR-2122). The frequency should be 1200 Hz $\pm 0.01\%$ .

10	RXD IN	The synchronous serial data input which is typically from the demodulator data output (RXD of the XR-2122). The data rate of this signal is 1200 BPS $\pm 0.01\%$ .
11	CLK IN	Master clock input of 1.8432 Hz $\pm 0.01\%$ .
12	TXC IN	The transmit clock input which is typically supplied by the modulator (XR-2121). The frequency should be 1200 Hz $\pm 0.01\%$ .
13	TXD OUT	The synchronous serial data output which typically goes to the modulator input (XR-2121). The data rate of this signal is 1200 BPS $\pm 0.01\%$ .
14	VDD	This pin provides the input for the positive power supply which should be $+5 \pm 0.25$ volts.

## CONTROL INPUTS

Table 1 gives the logic conditions for the various control inputs of the XR-2125.


PIN	NAME	FUNCTION	
		LOGIC HIGH	LOGIC LOW
1	SB	Normal Operation	Standby Mode
2	TXEN	Transmitter Enabled	Transmitter Disabled
3	RXEN	Receiver Enabled	Receiver Disabled
8	10/9	10 Bit Character	9 Bit Character

Table 1. Control Input Conditions

## PRINCIPLES OF OPERATION

The XR-2125 performs the complete asynchronous to synchronous and synchronous to asynchronous conversion on the serial transmit and receive data paths in a Bell 212A type modem. This conversion allows the synch modulator/demodulator such as the XR-2121/XR-2122 to communicate with the async DTE. The async format is character type as shown in Figure 1. The asynchronous to synchronous conversion is performed by detection of the start and stop bits with the proper timing relationship (9 or 10 bit word). When this pattern is detected, the serial-to-parallel

register is loaded and shifted into the parallel to serial converter to be clocked out with the synchronous transmit clock provided.




**Figure 1. Async Character**

Figure 1 shows each character starting with a start bit (T1) followed by either 7 or 8 data bits (8 shown → T2 - T9) and ending by a stop bit (T10) this makes a total character length of either 9 or 10 bits, which the XR-2125 can be selected for by pin 8, 10/9.

The XR-2125 can also provide "flow through" operation by disabling the transmit and receive sections using pins 2 and 3, TXEN and RXEN. This mode would be used for 1200 BPS sync mode or 300 BPS bit async operation.

Figure 2 illustrates a typical connection of the XR-2125. Pins 2 and 3 (TXEN and RXEN) are used to toggle the XR-2125 into the high speed asynchronous mode. The main function of the XR-2125 is to synchronize asynchronous data (1200 BPS + 1% - 2.5%) from the DTE to synchronous data (1200 BPS) for the modulator, and to take synchronous demodulated data (1200 BPS) and convert it to the 1219 BPS asynchronous format for the DTE.

The break detector serves to distinguish between an actual break character and two consecutive nulls with the stop bit deleted. It forces reinsertion of the stop bit between the nulls and passes



**Figure 2. Typical Connection XR-2125**