

SRM2AL256LLM

256K-Bit Static RAM



- Extended Supply Voltage Range
- Extremely Low Standby Current
- Access Time 150ns (2.7V) /85ns (4.5V)
- 32,768 Words×8-Bit Asynchronous


■ DESCRIPTION

The SRM2AL256LLM is a low voltage operating 32,768 words × 8-bit asynchronous, static, random access memory fabricated using an advanced CMOS technology. Its very low standby power consumption makes it ideal for applications requiring non-volatile storage with back-up batteries. The asynchronous and static nature of the memory requires no external clock or refresh circuit. Output ports are 3-state output allows easy expansion of memory capacity. These features makes the SRM2AL256LLM usable for wide range of applications from microprocessor systems to terminal devices.

■ FEATURES

- Extended supply voltage range 2.7 to 5.5V
- Fast access time 150ns ($3V \pm 10\%$)
85ns ($5V \pm 10\%$)
- Extremely low standby current LL Version
- Completely static no clock required
- 3-state output
- Battery back-up operation
- Package SRM2AL256LLM SOP2-28pin (plastic)
SRM2AL256LLTM TSOP (I)-28pin (plastic)
SRM2AL256LLRM TSOP(I)-28pin-R1 (plastic)

■ BLOCK DIAGRAM



■ PIN CONFIGURATION

(SOP2)	
A14	1
A12	2
A7	3
A6	4
A5	5
A4	6
A3	7
A2	8
A1	9
A0	10
I/O1	11
I/O2	12
I/O3	13
Vss	14
	28
	27
	26
	25
	24
	23
	22
	21
	20
	19
	18
	17
	16
	15
	14
	13
	12
	11
	10
	9
	8
	VDD
	WE
	A13
	A8
	A9
	A11
	OE
	A10
	CS
	I/O8
	I/O7
	I/O6
	I/O5
	I/O4
	I/O3
	I/O2
	I/O1
	A0
	A1
	A2

(TSOP)	
OE	22
A11	23
A9	24
A8	25
A13	26
WE	27
Vdd	28
A14	29
A12	2
A7	3
A6	4
A5	5
A4	6
A3	7
	21
	20
	19
	18
	17
	16
	15
	14
	13
	12
	11
	10
	9
	8
	A10
	CS
	I/O8
	I/O7
	I/O6
	I/O5
	I/O4
	I/O3
	I/O2
	I/O1
	A0
	A1
	A2

(TSOP-R1) (Reverse bending)	
A3	7
A4	6
A5	5
A6	4
A7	3
A12	2
A14	1
Vdd	28
WE	27
A13	26
A8	25
A9	24
A11	23
OE	22
	8
	9
	10
	11
	12
	13
	14
	15
	16
	17
	18
	19
	20
	CS
	A10
	Vss
	I/O4
	I/O5
	I/O6
	I/O7
	I/O8
	I/O9
	I/O10

■ PIN DESCRIPTION

A0 to A14	Address Input
WE	Write Enable
OE	Output Enable
CS	Chip Select
I/O1 to I/O8	Data Input/Output
VDD	Power Supply(2.7 to 5.5V)
VSS	Power Supply(0V)

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Ratings	(V _{SS} =0V)
Supply voltage	V _{DD}	- 0.5 to 7.0	V
Input voltage	V _I	- 0.5* to 7.0	V
Input/Output voltage	V _{I/O}	- 0.5* to V _{DD} +0.3	V
Power dissipation	P _D	1.0	W
Operating temperature	T _{opr}	0 to 70	°C
Storage temperature	T _{stg}	- 65 to 150	°C
Soldering temperature and time	T _{sol}	260°C, 10s(at lead)	-

* V_I, V_{I/O} (Min)=-3.0V when pulse width is less or equal to 50ns

■ DC RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	V _{DD} =2.7V~5.5V			V _{DD} =5V±10%			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
Supply voltage	V _{DD}	2.7	-	5.5	4.5	5.0	5.5	V
	V _{SS}	0	-	0	0	0	0	V
Input voltage	V _{IH}	2.2	-	V _{DD} +0.3	2.2	3.5	V _{DD} +0.3	V
	V _{IL}	-0.3*	-	0.4	-0.3*	0	0.8	V

* V_{IL} (Min)=-3V when pulse width is less or equal to 50ns

■ ELECTRICAL CHARACTERISTICS

● DC Electrical Characteristics

Parameter	Symbol	Conditions	V _{DD} =3V±10%			V _{DD} =5V±10%			Unit
			Min.	Typ.*1	Max.	Min.	Typ.*2	Max.	
Input leakage	I _{LI}	V _I =0 to V _{DD}	-1	-	1	-1	-	1	μA
Standby supply current	I _{DDS}	CS=V _{IH}	-	-	2	-	-	3	mA
	I _{DDS1}	CS V _{DD} -0.2V	-	0.6	30	-	1.0	50	μA
Average operating current	I _{DDA}	V _I =V _{IL} , V _{IH} I _{I/O} =0mA, t _{cyc} =Min.	-	10	20	-	30	60	mA
	I _{DDA1}	V _I =V _{IL} , V _{IH} I _{I/O} =0mA, t _{cyc} =1μs	-	-	5	-	-	10	mA
Operating supply current	I _{DDO}	V _I =V _{IL} , V _{IH} I _{I/O} =0mA	-	-	5	-	-	10	mA
Output leakage	I _{LO}	CS=V _{IH} or WE=V _{IL} or OE=V _{IH} V _{I/O} =0 to V _{DD}	-1	-	1	-1	-	1	μA
High level output voltage	V _{OH}	I _{OH} =-1.0mA, -0.5mA*3	2.4	-	-	2.4	V _{DD} -0.1	-	V
Low level output voltage	V _{OL}	I _{OL} =2.1mA, 1.0mA*3	-	-	0.4	-	0.2	0.4	V

*1 Typical values are measured at Ta=25°C and V_{DD}=3.0V

*2 Typical values are measured at Ta=25°C and V_{DD}=5.0V

*3 V_{DD}=3V±10%

● Terminal Capacitance

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Address Capacitance	C _{ADD}	V _{ADD} =0V	-	-	8	pF
Input Capacitance	C _I	V _I =0V	-	-	8	pF
I/O Capacitance	C _{I/O}	V _{I/O} =0V	-	-	10	pF

● AC Electrical Characteristics

○ Read Cycle

Parameter	Symbol	Conditions	V _{DD} =3V±10%		V _{DD} =5V±10%		Unit
			Min.	Max.	Min.	Max.	
Read cycle time	t _{RC}	*1	150	-	85	-	ns
Address access time	t _{ACC}		-	150	-	85	ns
CS access time	t _{ACS}		-	150	-	85	ns
OE access time	t _{OE}		-	100	-	45	ns
CS output set time	t _{CLZ}		10	-	10	-	ns
CS output floating	t _{CHZ}		-	60	-	30	ns
OE output set time	t _{OLZ}		5	-	5	-	ns
OE output floating	t _{OHZ}		-	60	-	30	ns
Output hold time	t _{OH}	*1	10	-	10	-	ns


SRM2AL256LLM

○ Write Cycle

Parameter	Symbol	Conditions	$V_{DD}=3V \pm 10\%$		$V_{DD}=5V \pm 10\%$		Unit
			Min.	Max.	Min.	Max.	
Write cycle time	t_{WC}	*1	150	—	85	—	ns
Chip select time	t_{CW}		140	—	70	—	ns
Address valid to end of write	t_{AW}		140	—	70	—	ns
Address setup time	t_{AS}		0	—	0	—	ns
Write pulse width	t_{WP}		130	—	65	—	ns
Address hold time	t_{WHZ}		0	—	0	—	ns
Input data set time	t_{DW}		80	—	35	—	ns
Input data hold time	t_{DH}		0	—	0	—	ns
Write to Output floating	t_{WHZ}		—	60	—	30	ns
Output Active from end to write	t_{OW}	*2	5	—	5	—	ns


*1 Test Conditions

1. Input pulse level: 0.6V to 2.4V(5V)/0.4V to 2.2V(3V)
2. $t_r=t_f=5\text{ns}$
3. Input and output timing reference levels : 1.5V
4. Output load $C_L=100\text{pF}$






*2 Test Conditions

1. Input pulse level : 0.6V to 2.4V(5V)/0.4V to 2.2V(3V)
2. $t_r=t_f=5\text{ns}$
3. Input timing reference levels: 1.5V
4. Output timing reference levels:
 $\pm 200\text{mV}$ (the level displaced from stable output voltage level)
5. Output load $C_L=5\text{pF}$



● Timing chart



Note :

- *1 During read cycle time, \overline{WE} is to be "H" level.
- *2 During write cycle time that is controlled by \overline{CS} , Output Buffer is in high impedance state, whether \overline{OE} level is "H" or "L"
- *3 During write cycle time that is controlled by \overline{WE} , Output Buffer is in high impedance state if \overline{OE} is "H" level.

● DATA RETENTION CHARACTERISTIC WITH LOW VOLTAGE POWER SUPPLY


($V_{SS}=0V$, $T_a=0$ to 70°C)

Parameter	Symbol	Conditions	Min.	Typ.*1	Max.	Unit
Data retention Supply voltage	V_{DDR}		2.0	—	5.5	V
Data retention current	I_{DDR}	$V_{DD}=3V$, $\overline{CS} \geq V_{DD}-0.2V$	—	0.5	25(4*2)	μA
Chip select data hold time	t_{CDR}		0	—	—	ns
Operation recovery time	t_R		5	—	—	ms

*1 Typical values are measured at 25°C

*2 Typical values are measured at 40°C

Data retention timing



Note: During standby mode in which the data is retentive, the supply voltage (V_{DD}) can be in low voltage until $V_{DD}=V_{DDR}$.

At this mode data reading and writing are impossible.

■ FUNCTIONS

● Truth Table

\overline{CS}	\overline{OE}	\overline{WE}	A0 to A14	DATA I/O	Mode	I_{DD}
H	X	X	—	Hi-Z	Standby	I_{DDS}, I_{DDS1}
L	X	L	Stable	D_{IN}	Write	I_{DDA}, I_{DDA1}
L	L	H	Stable	D_{OUT}	Read	I_{DDA}, I_{DDA1}
L	H	H	Stable	Hi-Z	Output disable	I_{DDA}, I_{DDA1}

X : "H" or "L", — : "H", "L" or "Hi-Z"

● Read Mode

The data appear when the address is setted while holding $\overline{CS}="L"$, $\overline{OE}="L"$ and $\overline{WE}="H"$. When $\overline{OE}="H"$, DATA I/O terminals are in high impedance state, that makes circuit design and bus control easy.

● Write Mode

There are the following 3 ways of writing data into memory.

- (1) Hold $\overline{CS}="L"$ and $\overline{WE}="L"$, set address
- (2) Hold $\overline{CS}="L"$ then set address and give "L" pulse to \overline{WE} .
- (3) After setting addresses, give "L" pulse to both \overline{CS} and \overline{WE} .


In above any case data on the DATA I/O terminals are latched up into the chip when \overline{CS} or \overline{WE} is in positive-going. Since DATA I/O terminals are high impedance when \overline{CS} or $\overline{OE}="H"$, bus contention between data driver and memory outputs can be avoided.

● Standby Mode


When \overline{CS} is "H" the chip become in the stand-by mode. In this mode, DATA I/O terminals are high impedance and all inputs of addresses, \overline{WE} and data can be any "H" or "L". When \overline{CS} is over than $V_{DD}-0.2V$, the chip is in the data retention battery back-up mode, in this case, there is a small current in the chip which flow through the high resistances of the memory cells.


SRM2AL256LLM

■ PACKAGE DIMENSIONS



■ CHARACTERISTICS CURVES



**NOTICE:**

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Control Law of Japan and may require an export license from the Ministry of International Trade and Industry or other approval from another government agency.

© Seiko Epson Corporation 1997 All right reserved.

SEIKO EPSON CORPORATION**ELECTRONIC DEVICE MARKETING DEPARTMENT**

IC Marketing & Engineering Group
421-8 Hino, Hino-shi, Tokyo 191, JAPAN
Phone: 0425-87-5816 FAX: 0425-87-5624

International Marketing Department I (Europe, U.S.A.)
421-8 Hino, Hino-shi, Tokyo 191, JAPAN
Phone: 0425-87-5812 FAX: 0425-87-5564

International Marketing Department II (Asia)
421-8 Hino, Hino-shi, Tokyo 191, JAPAN
Phone: 0425-87-5814 FAX: 0425-87-5110