


**SRM2B256SLMX55/70/10****256K-Bit Static RAM**





- Wide Temperature Range
- Extremely Low Standby Current
- Access Time 100ns (2.7V) /55ns (4.5V)
- 32,768 Words×8-bit Asynchronous

**■ DESCRIPTION**

The SRM2B256SLMX is a low voltage operating 32,768 words×8-bit asynchronous, static, random access memory fabricated using an advanced CMOS technology. Its very low standby power consumption makes it ideal for applications requiring non-volatile storage with back-up batteries. And -25 to 85°C operating temperature range makes it ideal for industrial use. The asynchronous and static nature of the memory requires no external clock or refresh circuit. Output ports are 3-state output allows easy expansion of memory capacity. These features makes the SRM2B256SLMX usable for wide range of applications from microprocessor systems to terminal devices.

**■ FEATURES**

- Wide temperature range ..... -25 to 85°C
- Extended supply voltage range ..... 2.7 to 5.5V
- Fast access time ..... 100ns ( $3V \pm 10\%$ )  
55ns ( $5V \pm 10\%$ )
- Extremely low standby current ..... SL Version
- Completely static ..... no clock required
- 3-state output
- Battery back-up operation
- Package ..... SRM2B256SLCX DIP2-28pin (plastic)  
SRM2B256SLMX SOP2-28pin (plastic)  
SRM2B256SLTMX TSOP (L)-28pin (plastic)  
SRM2B256SLRMX TSOP (L)-28pin-R1 (plastic)

**■ BLOCK DIAGRAM****■ PIN CONFIGURATION****■ PIN DESCRIPTION**

A0 to A14	Address Input
WE	Write Enable
OE	Output Enable
CS	Chip Select
I/O1 to I/O8	Data Input/Output
VDD	Power Supply (2.7 to 5.5V)
Vss	Power Supply (0V)

## ■ ABSOLUTE MAXIMUM RATINGS

(V<sub>SS</sub>=0V)

Parameter	Symbol	Rating	Unit
Supply voltage	V <sub>DD</sub>	-0.5 to 7.0	V
Input voltage	V <sub>I</sub>	-0.5* to 7.0	V
Input/Output voltage	V <sub>I/O</sub>	-0.5* to V <sub>DD</sub> +0.3	V
Power dissipation	P <sub>D</sub>	1.0	W
Operating temperature	T <sub>opr</sub>	-25 to 85	°C
Storage temperature	T <sub>stg</sub>	-65 to 150	°C
Soldering temperature and time	T <sub>sol</sub>	260°C, 10s (Lead only)	-

\*V<sub>I</sub>, V<sub>I/O</sub>(Min.) = -3.0V when pulse width is less or equal to 50ns

## ■ DC RECOMMENDED OPERATING CONDITIONS

(V<sub>SS</sub>=0V, Ta=-25 to 85°C)

Parameter	Symbol	V <sub>DD</sub> =3V±10%			V <sub>DD</sub> =5V±10%			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
Supply voltage	V <sub>DD</sub>	2.7	-	3.3	4.5	-	5.5	V
	V <sub>SS</sub>	0	-	0	0	-	0	V
Input voltage	V <sub>IH</sub>	2.2	-	V <sub>DD</sub> +0.3	2.2	-	V <sub>DD</sub> +0.3	V
	V <sub>IL</sub>	-0.3*	-	0.4	-0.3*	-	0.8	V

\*V<sub>IL</sub> (Min.) = -3V when pulse width is less or equal to 50ns

## ■ ELECTRICAL CHARACTERISTICS

### ● DC Electrical Characteristics

(V<sub>SS</sub>=0V, Ta=-25 to 85°C)

Parameter	Symbol	Conditions			V <sub>DD</sub> =3V±10%		V <sub>DD</sub> =5V±10%		Unit
					Min.	Typ.*1	Max.	Min.	
Input leakage	I <sub>LI</sub>	V <sub>I</sub> =0 to V <sub>DD</sub>			-1.0	-	1.0	-1.0	μA
Standby supply current	I <sub>DDS</sub>	CS=V <sub>IH</sub>			-	-	2	-	3.0 mA
	I <sub>DDS1</sub>	CS≥V <sub>DD</sub> -0.2V			-	0.3	25	-	0.5 μA
Average operating current	I <sub>DDA</sub>	V <sub>I</sub> =V <sub>IL</sub> , V <sub>IH</sub> I <sub>I/O</sub> =0mA, t <sub>cyc</sub> =Min.			-	10	15	-	30 mA
	I <sub>DDA1</sub>	V <sub>I</sub> =V <sub>IL</sub> , V <sub>IH</sub> I <sub>I/O</sub> =0mA, t <sub>cyc</sub> =1μs			-	-	5	-	10 mA
Operating supply current	I <sub>DDO</sub>	V <sub>I</sub> =V <sub>IL</sub> , V <sub>IH</sub> I <sub>I/O</sub> =0mA			-	-	5	-	10 mA
Output leakage	I <sub>LO</sub>	CS=V <sub>IH</sub> or WE=V <sub>IL</sub> or OE=V <sub>IH</sub> , V <sub>I/O</sub> =0 to V <sub>DD</sub>			-1.0	-	1.0	-1.0	μA
High level output voltage	V <sub>OH</sub>	I <sub>OH</sub> =-1.0mA, -0.5mA*3			2.4	-	-	2.4	-
Low level output voltage	V <sub>OL</sub>	I <sub>OL</sub> =2.1mA, 1.0mA*3			-	-	0.4	-	0.4 V

\*1 Typical values are measured at Ta=25°C and V<sub>DD</sub>=3.0V\*2 Typical values are measured at Ta=25°C and V<sub>DD</sub>=5.0V\*3 V<sub>DD</sub>=3V±10%

### ● Terminal Capacitance

(f=1MHz, Ta=25°C)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Input Capacitance	C <sub>I</sub>	V <sub>I</sub> =0V	-	-	8	pF
I/O Capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> =0V	-	-	10	pF

### ● AC Electrical Characteristics

#### ○ Read Cycle

(V<sub>SS</sub>=0V, Ta=-25 to 85°C)

Parameter	Symbol	Conditions	SRM2B256SLMX55		SRM2B256SLMX70		SRM2B256SLMX10		Unit							
			V <sub>DD</sub> =3V±10%		V <sub>DD</sub> =5V±10%		V <sub>DD</sub> =3V±10%									
			Min.	Max.	Min.	Max.	Min.	Max.								
Read cycle time	t <sub>RC</sub>	*1	100	-	55	-	120	-	70	-	180	-	100	-	nS	
Address access time	t <sub>ACC</sub>		-	100	-	55	-	120	-	70	-	180	-	100	-	nS
CS access time	t <sub>ACS</sub>		-	100	-	55	-	120	-	70	-	180	-	100	-	nS
OE access time	t <sub>OE</sub>		-	60	-	30	-	70	-	35	-	90	-	45	-	nS
CS output set time	t <sub>CLZ</sub>	*2	15	-	10	-	15	-	10	-	15	-	10	-	nS	
CS output floating	t <sub>CHZ</sub>		-	35	-	20	-	40	-	25	-	50	-	35	-	nS
OE output set time	t <sub>OLZ</sub>		5	-	5(0)	-	5	-	5(0)	-	5	-	5(0)	-	nS	
OE output floating	t <sub>OHZ</sub>		-	35	-	20	-	40	-	25	-	50	-	35	-	nS
Output hold time	t <sub>OH</sub>	*1	15	-	10	-	15	-	10	-	15	-	10	-	nS	

## ○ Write Cycle

(V<sub>SS</sub>=0V, Ta=-25 to 85°C)



Parameter	Symbol	Conditions	SRM2B256SLMX55		SRM2B256SLMX70		SRM2B256SLMX10		Unit	
			V <sub>DD</sub> =3V±10%		V <sub>DD</sub> =5V±10%		V <sub>DD</sub> =3V±10%			
			Min.	Max.	Min.	Max.	Min.	Max.		
Write cycle time	t <sub>WC</sub>	*1	100	-	55	-	120	-	nS	
Chip select time	t <sub>CW</sub>		80	-	50	-	90	-	nS	
Address valid to end of write	t <sub>AW</sub>		80	-	50	-	90	-	nS	
Address setup time	t <sub>AS</sub>		0	-	0	-	0	-	nS	
Write pulse width	t <sub>WP</sub>		75	-	40	-	80	-	nS	
Address hold time	t <sub>WR</sub>		0	-	0	-	0	-	nS	
Input data set time	t <sub>DW</sub>		40	-	25	-	45	-	nS	
Input data hold time	t <sub>DH</sub>		0	-	0	-	0	-	nS	
Write to Output floating	t <sub>WHZ</sub>		-	35	-	20	-	40	-	nS
Output Active from end to write	t <sub>Ow</sub>	*2	5	-	5	-	5	-	5	nS

### \*1 Test Conditions

1. Input pulse level: 0.6V to 2.4V(5V)/0.4V to 2.2V(3V)
2. t<sub>r</sub>=t<sub>f</sub>=5nS
3. Input and output timing reference levels : 1.5V
4. Output load C<sub>L</sub>=100pF


### \*2 Test Conditions

1. Input pulse level : 0.6V to 2.4V(5V)/0.4V to 2.2V(3V)
2. t<sub>r</sub>=t<sub>f</sub>=5ns
3. Input timing reference levels: 1.5V
4. Output timing reference levels:  
±200mV (the level displaced from stable output voltage level)
5. Output load C<sub>L</sub>=5pF




## ● Timing chart


### ○ Read Cycle\*1



### ○ Write Cycle (1) (CS Control)\*2



### ○ Write Cycle (2) (WE Control)\*3



#### Note :

- \*1 During read cycle time, WE is to be "H" level.
- \*2 During write cycle time that is controlled by CS, Output Buffer is in high impedance state, whether OE level is "H" or "L".
- \*3 During write cycle time that is controlled by WE, Output Buffer is in high impedance state if OE is "H" level.

## ■ DATA RETENTION CHARACTERISTIC WITH LOW VOLTAGE POWER SUPPLY


(V<sub>SS</sub>=0V, Ta=-25 to 85°C)

Parameter	Symbol	Conditions	Min.	Typ.*1	Max.	Unit
Data retention Supply voltage	V <sub>DDR</sub>		2.0	—	5.5	V
Data retention current	I <sub>DDR</sub>	V <sub>DD</sub> =3V, CS≥V <sub>DD</sub> -0.2V	—	0.25	20(2*2)	μA
Chip select data hold time	t <sub>CDR</sub>		0	—	—	ns
Operation recovery time	t <sub>R</sub>		5	—	—	ms

\*1 Typical values are measured at 25 °C

\*2 Typical values are measured at 40 °C

### Data retention timing



Note: During standby mode in which the data is retentive, the supply voltage (VDD) can be in low voltage until VDD=VDDR.

At this mode data reading and writing are impossible.

## ■ FUNCTIONS

### ● Truth Table

CS	OE	WE	A0 to A14	DATA I/O	Mode	I <sub>DD</sub>
H	X	X	—	Hi-Z	Standby	I <sub>DDS</sub> , I <sub>DDS1</sub>
L	X	L	Stable	D <sub>IN</sub>	Write	I <sub>DDA</sub> , I <sub>DDA1</sub>
L	L	H	Stable	D <sub>OUT</sub>	Read	I <sub>DDA</sub> , I <sub>DDA1</sub>
L	H	H	Stable	Hi-Z	Output disable	I <sub>DDA</sub> , I <sub>DDA1</sub>

X : "H" or "L", — : "H", "L" or "Hi-Z"

### ● Read Mode

The data appear when the address is set while holding CS= "L", OE= "L" and WE= "H". When OE= "L", DATA I/O terminals are in high impedance state, that makes circuit design and bus control easy.

### ● Write Mode

There are the following 3 ways of writing data into memory.

- (1) Hold CS= "L" and WE= "L", set address
- (2) Hold CS= "L" then set address and give "L" pulse to WE.
- (3) After setting addresses, give "L" pulse to both CS and WE.


In above any case data on the DATA I/O terminals are latched up into the chip when CS or WE is in positive-going. Since DATA I/O terminals are high impedance when CS or OE= "H", bus contention between data driver and memory outputs can be avoided.

### ● Standby Mode


When CS is "H" the chip become in the standby mode. In this mode, DATA I/O terminals are high impedance and all inputs of addresses, WE and data can be any "H" or "L". When CS is over than V<sub>DD</sub>-0.2V, the chip is in the data retention battery backup mode, in this case, there is a small current in the chip which flow through the high resistances of the memory cells.

## ■ PACKAGE DIMENSIONS


**Plastic DIP-28 pin (600mil)**




**Plastic TSOP(I) - 28 pin**



**Plastic TSOP(I) - 28 pin -R1**



**Plastic SOP2-28 pin (450mil)**



## ■ CHARACTERISTICS CURVES

