

# R/W Preamplifier for 3 Terminal Recording Heads, 2, 4, or 6, Channels

# **GENERAL DESCRIPTION**

The XR-510A is a high speed, low noise head interface integrated circuit for hard disk drives, performing both read and write functions. The XR-510A is compatible with 2" to 14" single and multiple platter drives and features low noise, large dynamic range, and high bandwidth. Several packaging options extend usefulness to applications requiring from two to six center-tapped read/write heads Multiple devices are easily cascaded for drives with more heads.

The XR-510AR option includes internal damping resistors facilitating use in systems requiring minimum external circuit complexity.

XR-510A, manufactured with a high speed bipolar process, operates on +5 V and +12 V. It is offered in a variety of packages, both surface mount and DIP.

### **FEATURES**

Complete Head Interfacing Functions, Read and Write Low Noise Preamplifier
High Dynamic Range and Bandwidth
Available in Two, Four and Six Head Versions
Easily Cascaded for Larger Systems
Full Featured Power Monitor
TTL Compatible Control Inputs
Optional Internal Damping Resistors
Fast Settling Time

# **APPLICATIONS**

Hard Disk Drives with MIG, ferrite, or composite heads


# **ABSOLUTE MAXIMUM RATINGS**

$V_{DD}$	15 V
V <sub>CC</sub>	6 V
Digital Inputs	-0.3 V to V <sub>CC</sub> +0.3 V
Write Current	60 mA
Junction Temperature	150°C
Storage Temperature	-65°C to 150°C

# SYSTEM DESCRIPTION

The XR-510A consists of a low noise preamplifier for reading from center tapped magnetic heads, a write current source for writing to the heads, a switching matrix to select one of six heads, and associated control and monitoring functions.

#### PIN ASSIGNMENT



### **ORDERING INFORMATION**

Package	Operating Temperature
18 Pin Plastic DIP	0°C to 70°C
18 Pin SO	0°C to 70°C
22 Pin Plastic DIP	0°C to 70°C
24 Pin SO	0°C to 70°C
28 Pin Plastic DIP	0°C to 70°C
28 Pin PLCC	0°C to 70°C
28 Pin SO	0°C to 70°C
18 Pin Plastic DIP	0°C to 70°C
18 Pin SO	0°C to 70°C
22 Pin Plastic DIP	0°C to 70°C
24 Pin SO	0°C to 70°C
28 Pin Plastic DIP	0°C to 70°C
28 Pin PLCC	0°C to 70°C
28 Pin SO	0°C to 70°C
	18 Pin Plastic DIP 18 Pin SO 22 Pin Plastic DIP 24 Pin SO 28 Pin Plastic DIP 28 Pin PLCC 28 Pin Plastic DIP 18 Pin SO 22 Pin Plastic DIP 24 Pin SO 28 Pin Plastic DIP 24 Pin SO 28 Pin Plastic DIP 28 Pin PLCC

Less than 1.0 nV/ Hz (nominal) noise allows error free operation with small input signals. Over 40 mA of write current output (user adjustable) is available. Preamplifier offset voltages are low, aiding use in "wedge" servo drives and in other applications where rapid system settling times are needed.

# XR-510A/510AR

**ELECTRICAL SPECIFICATIONS** 

Test Conditions:  $T_A = 25^{\circ}C$ ,  $V_{CC} = 5$  V,  $V_{DD} = 12$  V,  $I_W = 40$  mA,  $R_D = 750\Omega$ ,  $C_L (R_{D+}, R_{D-}) \le 20$  pF, Data Rate = 5 MHz, unless specified otherwise.

YMBOL	PARAMETER	Min	TYP	MAX	UNIT	CONDITION
lcc	Supply Current			35	mA	V <sub>CC</sub> = 5.5 V, Read or Idle Mode
~				30	mA	V <sub>CC</sub> = 5.5 V, Write Mode
I <sub>DD</sub>	Supply Current			20	mA	V <sub>DD</sub> = 13.2 V, Idle <b>M</b> ode
				40	mA	V <sub>DD</sub> = 13.2 V, Read Mode
			1	20	mA	V <sub>DD</sub> = 13.2 V, Write Mode,
				•		I <sub>W</sub> = 0 mA
PD	Power Dissipation			400	mW	idle Mode - V <sub>CC</sub> = 5.5√,
						V <sub>DD</sub> = 13.2 V
		1		600	mW	Read Mode - V <sub>CC</sub> = 5.5 V,
						$V_{DD} = 13.2 \text{ V}$
				670	mW	$I_W = 40 \text{ mA}, R_{CT} = 160\Omega$
				800	mW	$I_W = 40 \text{ mA}, R_{CT} = 0\Omega$
V <sub>CT</sub>	Center Tap Voltage		5.0		v	Read Mode
•			7.0		V	Write Mode
V <sub>PM</sub>	Power Monitor Protection	3.7	4.0	4.4	v	V <sub>CC</sub> to Disable Write
		8.5	9.6	10.5	V	V <sub>DD1</sub> to Disable Write
DIGITAL	CHARACTERISTICS					
wus	Write Unsafe Output					
V <sub>OL</sub>	Saturation Voltage		0.2	0.5	v	I <sub>OL</sub> = 8 mA
Іон	Leakage Current			100	μА	V <sub>OH</sub> = 5 V
V <sub>IL</sub>	Input Low Voltage			0.8	v	
V <sub>IH</sub>	Input High Voltage	2.0			V	
						V <sub>IL</sub> = 0.8 V
l <sub>IL</sub>	Input Low Current	-0.4			mA	·-
l <sub>IH</sub>	Input High Current			100	μΑ	V <sub>IH</sub> = 2.0 V
WRITE	CHARACTERISTICS					
	Write Current Accuracy	-5		5	%	Error from I <sub>W</sub> = 2.5V
						R <sub>W</sub>
	Recommended Write	40		40	mA	
	Current Range Differential Head	10		40	IIIA	
	Voltage Swing	7.0	11		v	Peak (Inductive Load)
	Unselected Differential			85	μА	l Peak
	Head Current					

SYMBOL	PARAMETER	Min	TYP	MAX	UNIT	CONDITION
	Differential Output Capacitance Differential Output Resistance WD Rate/Transistion Freq.	10 635 250	750 500	15 865	pF KΩ Ω kHz	XR-510A XR-510AR
Kı	Current Source Factor		1			K <sub>I</sub> = I <sub>W</sub> /(Current through R <sub>W</sub> )
к	Write Current Constant	2.375	2.50	2.625	v	K=IW• RW
	Write Protection Leakage Current	-200		200	μ <b>Α</b>	Per Side, V <sub>CC</sub> ≤ 3.7 V and/or V <sub>DD</sub> ≤ 8.5 V
Vos	Preamplifier Output Offset Voltage	-20		+20	mV	Write or Idle Mode
V <sub>CM</sub>	Preamplifier Output Common Mode Voltage Preamplifier Output	-100	5.3		v	Write or Idle Mode
	Leakage Current	-100		100	μΑ	Write or Idle Mode, RD += R <sub>D-</sub> = 6 V
READ MO	DE					
A <sub>V</sub>	Differential Voltage Gain	85		115	V/V	$V_{IN} = 1 \text{ mVp-p at } 300 \text{ kHz},$ $R_1 + = R_1 - = 1 \text{K}\Omega$
	Dynamic Range	-3		+3	mV	DC input voltage where gain drops 10%. V <sub>in</sub> = V <sub>i</sub> + 0.5 mVp-p at 300 KHz.
R <sub>IN</sub>	Differential Input Resistance	2 500	650	850	ΚΩ	XR-510
C <sub>IN</sub>	Differential Input Capacitance	300	050	20	pF	XR-510AR
e <sub>ni</sub>	Input Noise Voltage		1.0	1.5	nV/√ <del>HZ</del>	$L_h = 0, R_h = 0, B_W = 15 \text{ MHz}$
BW	Bandwidth	30	60		MHz	-3 dB Point,  Z <sub>s</sub>  ≤5Ω, V <sub>in</sub> =
l <sub>B</sub>	Input Bias Current		10	45	μΑ	1 mVp-p
CMRR	Common Mode Rejection Ratio	50	60		dB	V <sub>CM</sub> = V <sub>CT</sub> + 100 mVp-p at 5 MHz
PSRR	Power Supply Rejection Ratio	45	60		dB	100 mVp-p at 5 MHz Super- imposed on V <sub>DD1</sub> ,V <sub>DD2</sub> or V <sub>CC</sub>

# XR-510A/510AR

SYMBOL	PARAMETER	Min	TYP	MAX	UNIT	CONDITION
READ MO	DDE (cont.)		, , <u></u>	·		
	Channel Separation	45	60		dB	Unselected Channel: V <sub>IN</sub> - 100 mVp-p at 5 MHz. Selected Channel V <sub>IN</sub> - 0 V
V <sub>OS</sub> Out	Output Offset Voltage	-440	-+50	440	mV	
ΔV <sub>OS</sub>	Output Offset Voltage Change		-+20	:	mV	Switching between any two heads
V <sub>CM</sub>	Common Mode					
Oil	Output Voltage	4.5	5.5	6.5	V	
ΔV <sub>CM</sub>	V <sub>CM</sub> Change from			•		Common Mode Output Voltage
∆ v CM	Write to Read		500		mV	Change from Write to Read or Read to Write
	Head Current Leakage	-200		200	μА	Per Side
R <sub>O</sub>	Single Ended Output Resistance			30	Ω	f = 5 MHz
lo	Output Current	2.1			m <b>A</b>	AC Coupled, Source or Sink
SWITCH	IING CHARACTERISTICS				l., <del>.</del>	
R/₩	Read to Write		0.1	1	μs	Note 1
	Write to Read		0.1	1	μs	Notes 2,3
<del>cs</del>	Start-up Delay		0.1	1	μs	Notes 1,2
00	Inhibit Delay		0.1	1	μs	Note 3
	Head Switching Delay		0.1	1	μs	Note 2, Switching between any heads.
wus	Write Unsafe		_			DE TA Can Figure 4 TD4
	Safe to Unsafe	1.6	2	8.0	μs	l <sub>w</sub> = 35 mA, See Figure 1, TD1
	Unsafe to Safe		0.2	1	μs	I <sub>W</sub> = 35 mA, See Figure 1, TD2
Iw	Head Current					
•	Propagation Delay		2	25	ns	Note 4, See Figure 1, TD3
	Asymmetry		0.1	2	ns	Note 5
	Rise or Fall Time		1	20	ns	10% to 90% or 90% to 10% point

Note 1: Delay to 90% of  $l_W$ . Note 2: Delay to 90% of 100 mVp-p 10 MHz Read Signal Envelope. Note 3: Delay to 90% Decay of  $l_W$ .

Note 4: From 50% Points.  $L_h = 0\mu H$ ,  $R_h = 0\Omega$ .

Note 5: Write Data with 1 nS rise and fall times and 50% duty cycle.




Figure 1. Write Mode Timing Diagram

4

A full-featured power monitor circuit disables the write mode during power-up and low operating voltage conditions, protecting data integrity. Improved write stability over 117-type devices is achieved by employing a unity gain write current constant.

CAUTION: This device may be damaged by electrostatic discharge. ESD precautions should be taken.

### PRINCIPLES OF OPERATION

### Write Mode

Before writing may begin, both chip select (CS) and Read/ Write (R/W) must be pulled low. The desired head, selected by HS0 to HS2, is driven by a differential current sink of magnitude IW, set by R<sub>IW</sub>. Input data is applied to a falling edge triggered toggle flip-flop, which in turn selects the active side of the center tapped write head.

Current is sourced through the center tap driver,  $V_{CT}$ , which is "high" in the write mode. Write unsafe (WUS) signals the disk controller whenever one of six error conditions exist and writing should be discontinued. The six faults are: -open head, open center tap, no write current, write data frequency too low, device unselected, and writing attempted while the device is in the read mode. The power supply monitor disables writing when  $V_{CC}$  drops below 4 V and/or  $V_{DD1}$  drops below 9 V.

### Read Mode

Pulling R/W high enables the data readback mode. The head read signal is amplified by the low noise differential stage and is output by low impedance drivers for the following stage (Pulse Detector).

### **APPLICATIONS INFORMATION**

As with all high frequency. high gain systems, layout is critical. Lead lengths should be minimized and supplies should be well bypassed. The XR-510A is available in small outline surface mount and PLCC packages, facilitating installation near the drive heads. The XR-510AR option has  $750\Omega$  internal damping resistors across each head input, further aiding the goal of short lead lengths by eliminating the need for external resistors. The XR-510AR option is especially convenient when the device is mounted on the flexible cable connecting the heads, as internal damping resistors reduce layout complexity, parts counts, and mass.

The high frequency characteristics of the XR-510A lead to a certain degree of electrostatic discharge (ESD) suseptability, so static reducing precautions should be taken.

### Write Mode Design Considertions

Write current,  $I_W$ . typically between 20 mA and 40 mA, is determined by a single resistor,  $R_{IW}$ .

$$R_{IW} = \frac{2500}{I_W}$$

where I<sub>W</sub> is in mA and R<sub>IW</sub> is in Ohms.

Device power dissipation is reduced by a resistor,  $R_{CT}$ , connecting  $V_{DD2}$  to the +12 V supply. Some of the center tap driver voltage is then dropped across the resistor.

With the nominal 12 V supply, RCT, is calculated as

$$R_{CT} = 150 (40)$$

where RCT is in Ohms and Iw is in milliamperes.

Internal dissipation reduction is primarily a consideration with high write current levels and small surface mount packages. If RCT is not used, VDD2 is directly conneded to VDD1.

### Write Unsafe Indicator (WUS)

Write unsafe (WUS) pulls high whenever one or more of six write error conditions exists. Four conditions; open head, open center tap, no write current and write data transition rate too low are detected with a differential capacitor charge/discharge circuit. Device unselected and read mode digital conditions also force WUS high.

After removal of the fault condition, two negative write data transitions are required to clear WUS This output is for indication only, intended for signaling a controller, and does not stop the write operation. A pull-up resistor of from  $2K\,\Omega$  to  $10K\Omega$  is necessary for operation of this open collector output.

# **Power Monitor Considerations**

A power monitor circuit protects data integrity by preventing erroneous writing during power up and low voltage periods. The power monitor disables write current when  $V_{CC}$  is below about 4 V and/or  $V_{DD1}$  is below about 9 V. Hysteresis avoids unwanted toggling about the thresholds. At  $V_{CC}$  and  $V_{DD1}$  levels above these thresholds, operation is fully controllable.

Device operation at standard voltages ( $V_{CC} = 5 \text{ V} \pm 10\%$ ,  $V_{DD1} = 12 \text{ V} \pm 10\%$ ) is not affected in any way and is fully specified.

Read mode operation is not affected by the power monitor circuitry.

### Read Mode Design Considerations

The read amp has a fully differential input and output and provides approximately 100 V/V gain. Its 60 MHz bandwidth and low noise characteristics (1.0nV/\Hz typical) provide substantial margins in most drives. The output should be AC coupled to delete the approximately 5.3 V output common mode voltage. Best results are obtained by limiting load capacitance to 20 pF and load current to 100µA.

The XR-510A read preamplifier is specifically designed to minimize output common mode voltage changes between write mode and read mode, thus reducing switching transients that slow write to read recovery time. DC shifts are typically held under 500mV from the 5.3V nominal bias level.




Figure 2. Hard Disk Read/Write Applications Circuit
Note: Circuit shown for XR-510AR. Non-R versions require damping resistors across each head.




Figure 3. Additional Packages for XR-510A