

# SST304 SERIES

## N-Channel JFETs

T31.25

The SST304 Series of n-channel JFETs is designed to provide high-performance amplification, especially at high-frequency. These parts feature low noise, high gain and provide wide bandwidth.


PART NUMBER	V <sub>GS(OFF)</sub> MAX (V)	V <sub>(BR)GSS</sub> MIN (V)	g <sub>fs</sub> MIN (mS)	I <sub>DSS</sub> MAX (mA)
SST304	-6	-30	4.5	15
SST305	-3	-30	3	8

For additional design information please see performance curves NH.

SOT-23



TOP VIEW



1 DRAIN  
2 SOURCE  
3 GATE

### SIMILAR PRODUCTS

- TO-92, See J304 Series
- Chips, See NH Series Die

### ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25°C Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS	UNITS
Gate-Drain Voltage	V <sub>GD</sub>	-30	V
Gate-Source Voltage	V <sub>GS</sub>	-30	
Gate Current	I <sub>G</sub>	10	mA
Power Dissipation	P <sub>D</sub>	360	mW
Power Derating		3.27	mW/°C
Operating Junction Temperature Range	T <sub>J</sub>	-55 to 135	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to 150	
Lead Temperature (1/16" from case for 10 sec.)	T <sub>L</sub>	300	

4

### Advance Information

(02/11/91)

4-59

**SST304 SERIES**
 Siliconix  
incorporated

SPECIFICATIONS <sup>a</sup>			LIMITS						
PARAMETER	SYMBOL	TEST CONDITIONS	TYP <sup>b</sup>	SST304		SST305		UNIT	
				MIN	MAX	MIN	MAX		
<b>STATIC</b>									
Gate-Source Breakdown Voltage	V <sub>(BR)GSS</sub>	I <sub>G</sub> = -1 μA, V <sub>DS</sub> = 0 V	-35	-30		-30		V	
Gate-Source Cutoff Voltage	V <sub>GS(OFF)</sub>	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 1 nA		-2	-6	-0.5	-3		
Saturation Drain Current <sup>c</sup>	I <sub>DS</sub>	V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0 V		5	15	1	8	mA	
Gate Reverse Current	I <sub>GSS</sub>	V <sub>GS</sub> = -20 V, V <sub>DS</sub> = 0 V	-2		-250		-250	pA	
		T <sub>A</sub> = 100°C	-0.2					nA	
Gate Operating Current	I <sub>G</sub>	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 1 mA	-20					pA	
Drain Cutoff Current	I <sub>D(OFF)</sub>	V <sub>DS</sub> = 10 V, V <sub>GS</sub> = -6 V	2						
Drain-Source On-Resistance	r <sub>DS(ON)</sub>	V <sub>GS</sub> = 1 V, I <sub>D</sub> = 1 mA	200					Ω	
Gate-Source Forward Voltage	V <sub>GS(F)</sub>	I <sub>G</sub> = 1 mA, V <sub>DS</sub> = 0 V	0.7					V	
<b>DYNAMIC</b>									
Common-Source Forward Transconductance	g <sub>fs</sub>	V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0 V f = 1 kHz		4.5	7.5	3		mS	
Common-Source Output Conductance	g <sub>os</sub>				50		50	μS	
Common-Source Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0 V f = 1 MHz	2.2					pF	
Common-Source Reverse Transfer Capacitance	C <sub>rss</sub>		0.7						
Common-Source Output Capacitance	C <sub>oss</sub>		1						
Equivalent Input Noise Voltage	g <sub>n</sub>	V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 0 V f = 100 Hz	10					nV/ √Hz	

SPECIFICATIONS <sup>a</sup>			LIMITS (Typical)				
PARAMETER	SYMBOL	TEST CONDITIONS	SST304		SST305		UNIT
			100 MHz	400 MHz	100 MHz	400 MHz	
<b>HIGH-FREQUENCY</b>							
Common-Source Input Conductance	g <sub>iss</sub>	V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0 V	80	800	80		μS
Common-Source Input Susceptance	b <sub>iss</sub>		2	7.5	2		mS
Common-Source Output Conductance	g <sub>oss</sub>		60	80	60		μS
Common-Source Output Susceptance	b <sub>oss</sub>		0.8	3.6	0.8		mS
Common-Source Forward Transconductance	g <sub>fs</sub>			4.2	3		
Common-Source Power Gain	G <sub>ps</sub>		20	11			dB
Noise Figure	NF	R <sub>G</sub> = 1 kΩ	17	3.8			

## NOTES:

a T<sub>A</sub> = 25°C unless otherwise noted.

b. For design aid only, not subject to production testing.

c. Pulse test, PW = 300 μS, duty cycle ≤ 2%