

SERIAL ACCESS CMOS 2K (256 x 8) EEPROM

- 1,000,000 ERASE/WRITE CYCLES MINIMUM, WITH OVER 10 YEARS DATA RETENTION
- SINGLE 3V TO 5.5V SUPPLY VOLTAGE
- TWO WIRE SERIAL INTERFACE, FULLY I²C BUS COMPATIBLE
- BYTE AND MULTIBYTE WRITE (UP TO 4 BYTES)
- PAGE WRITE (UP TO 8 BYTES)
- BYTE, RANDOM AND SEQUENTIAL READ MODES
- SELF TIMED PROGRAMING CYCLE
- AUTOMATIC ADDRESS INCREMENTING
- GUARANTEED 4kV ESD PROTECTION, USING HUMAN BODY MODEL




Figure 1. Logic Diagram

DESCRIPTION

The ST24C02A is a 2K bit electrically erasable programmable memory (EEPROM), organised as 256 x 8 bits. It is manufactured in SGS-THOMSON's Hi-Endurance Advanced CMOS technology which guarantees an endurance of more than one million erase/write cycles with a data retention of over 10 years. Both Plastic Dual-in-Line and Plastic Small Outline packages are available.

The memory is compatible with the I²C standard, two wire, serial interface which uses a bi-directional data bus and serial clock. The ST24C02A carries a built-in 4 bit, unique device identification code corresponding to the I²C bus definition. This is used together with a 3 bit chip enable input to form a 7 bit memory select signal. In this way up to 8




Table 1. Signal Names

E0 - E2	Chip Enable Inputs
SDA	Serial Data Address Input Output
SCL	Serial Clock
MODE	Write Mode
V _{CC}	Supply Voltage
V _{SS}	Ground

Figure 2A. DIP Pin Connections




Figure 2B. SO Pin Connections




Table 2. Absolute Maximum Ratings

Symbol	Parameter		Value	Unit
T _A	Ambient Operating Temperature	grade 1	0 to 70	°C
		grade 3	-40 to 125	
		grade 6	-40 to 85	
T _{STG}	Storage Temperature		-65 to 150	°C
T _{LEAD}	Lead Temperature, Soldering	(PSO8 package)	40 sec	°C
		(PSDIP8 package)	10 sec	
V _{IO}	Input or Output Voltages		-0.3 to 6.5	V
V _{CC}	Supply Voltage		-0.3 to 6.5	V
V _{ESD}	Electrostatic Discharge Voltage (Human Body model)		4000	V
	Electrostatic Discharge Voltage (Machine model)		1000	V

Note: Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the SGS-THOMSON SURE Program and other relevant quality documents.

DESCRIPTION (cont'd)

ST24C02A's may be attached to the I²C bus and selected individually.

The ST24C02A behaves as a slave device in the I²C protocol with all memory operations synchronised by the serial clock. Read and write operations are initiated by a START condition generated by the bus master. The START condition is followed by a stream of 7 device select bits plus one read/write bit and terminated by an acknowledge bit. When writing data to the memory it responds to the 8 bits received by asserting an acknowledge bit during the 9th bit time. When data is read by the bus master, it acknowledges the receipt of the data bytes in the same way. Data transfers are terminated with a STOP condition.

OPERATING MODES

There are both Read and Write modes. Each is entered by the correct sequence of serial bits sent to the device on the SDA bus line. For some Write modes the status of the MODE input is also used to set the operating mode.

The 8 bits sent after a START condition are made up of 4 bits that identify the device type, 3 chip enable bits and one bit for a READ (RW = 1) or WRITE (RW = 0) operation.

There are three modes both for read and write. These are summarised in Table 4 and described below.

T-46-13-28

OPERATING MODES (cont'd)

Byte Write. In this mode a device select is sent with the \overline{RW} bit at '0', followed by the address of the byte. This is followed by the 8 bit data to be written during the programming cycle.

Multibyte Write and Page Write. In these modes up to 4 or up to 8 bytes respectively may be written in one programming cycle. Multibyte Write mode is activated when the MODE pin is at V_{IH} level and Page Write when MODE is at V_{IL} . A device select is sent with the \overline{RW} bit at '0', followed by the address of the first byte. This is followed by the data bytes to write. The bytes are written in the programming cycle. All 8 bytes written in the Page Write mode must have the same five upper address bits.

Current Address Read. In this mode the device select is sent with the \overline{RW} bit at '1'. The address of the previous byte accessed is automatically incremented and the new byte read.

Random Address Read. This mode allows random access to the memory. A device select is sent with the \overline{RW} bit at '0' (write), followed by the byte address. Then a new START condition is forced with the same device select is sent with the \overline{RW} bit at '1' (read) and the byte is read.

Sequential Read. This mode starts with either a Current Address or Random Address read se-

quence, it reads consecutive bytes as long as the bus master acknowledges each one without generating a STOP condition.

SGS-THOMSON

SIGNAL DESCRIPTIONS

Serial Clock (SCL). The SCL input is used to synchronise all Data In and Data Out of the memory. A resistor must be connected from the SCL line to V_{CC} to act as a pull up.

Serial Data (SDA). The SDA signal is bi-directional and used to transfer data in or out of the memory. It is an open drain output that may be wire-OR'ed with other open drain or open collector signals on the bus. A resistor must be connected from the SDA bus line to V_{CC} to act as pull up.

Chip Enable (E0 - E2). These chip enable inputs are used to set the 3 least significant bits of the 7 bit device select code. They may be driven dynamically or tied to V_{CC} or V_{SS} to establish the device select code. Note that the V_{IL} and V_{IH} levels for the inputs are CMOS, not TTL, compatible.

Mode (MODE). This signal may be driven dynamically. It must be at V_{IL} or V_{IH} for the Byte Write mode, V_{IH} for Multibyte Write mode or V_{IL} for Page Write mode. Note that the voltages are CMOS levels, not TTL, compatible.

Table 3. Device Select Code

Bit	Device Code				Chip Enable			\overline{RW}
	b7	b6	b5	b4	b3	b2	b1	b0
Device Select	1	0	1	0	E2	E1	E0	\overline{RW}

Note: The MSB b7 is sent first.

Table 4. Operating Modes

Mode	\overline{RW} bit	MODE	Bytes	Initial Sequence
Current Address Read	'1'	X	1	START, Device Select, \overline{RW} = '1'
Random Address Read	'0'	X		START, Device Select, \overline{RW} = '0', Address
	'1'	X	1	reSTART, Device Select, \overline{RW} = '1'
Sequential Read	'1'	X	1 to 256	As Current or Random Mode
Byte Write	'0'	V_{IH} or V_{IL}	1	START, Device Select, \overline{RW} = '0'
Multibyte Write	'0'	V_{IH}	4	START, Device Select, \overline{RW} = '0'
Page Write	'0'	V_{IL}	8	START, Device Select, \overline{RW} = '0'

Note: X = V_{IH} or V_{IL}

DEVICE OPERATION


The ST24C02A supports the I²C protocol. This protocol defines any device that sends data onto the bus as a transmitter and any device that reads the data as a receiver. The device that controls the data transfer is known as the master and the other as the slave. The master will always initiate a data transfer and will provide the serial clock for synchronisation. The ST24C02A is always a slave device in all communications.

Communications Protocol

Data Transition or Change. Data changes on the SDA line must only occur when the SCL clock is low. SDA transitions while the clock is high are used to identify START or STOP conditions.


Start Condition. START is identified by a high to low transition of the data bus SDA signal while the clock SCL is stable in the high state. A START condition must precede any command for data transfer. Except during a programming cycle, the ST24C02A continuously monitors the SDA and SCL signals for a START condition and will not respond unless one is given.

Figure 3. Typical Interface



Stop Condition. STOP is identified by a low to high transition of the data bus SDA signal while the clock SCL is stable in the high state. A STOP condition terminates communication between the ST24C02A and the bus master and forces the device into the standby power state.

Figure 4. I²C Bus Protocol




AC MEASUREMENT CONDITIONS

Figure 5. AC Testing Input Output Waveforms

Input Rise and Fall Times $\leq 50\text{ns}$

Input Pulse Voltages $0.2V_{CC}$ to $0.8V_{CC}$

Input and Output Timing Ref. Voltages $0.3V_{CC}$ to $0.7V_{CC}$

Table 7. Capacitance ⁽¹⁾ ($T_A = 25^\circ\text{C}$, $f = 100\text{ kHz}$)

Symbol	Parameter	Min	Max	Unit
C_{IN}	Input Capacitance (SDA)		8	pF
C_{IN}	Input Capacitance (Other)		6	pF

Note: 1. Sampled only not 100% tested.

Figure 6. AC Waveforms




Table 5. DC Characteristics

(TA = 0 to 70 °C, -40 to 85 °C or -40 to 125 °C; VCC = 3V to 5.5V)

Symbol	Parameter	Test Condition	Min	Max	Unit
ILI	Input Leakage Current	0V ≤ VIN ≤ VCC		±2	µA
ILO	Output Leakage Current	0V ≤ VOUT ≤ VCC		±2	µA
ICC	Supply Current	f = 100kHz		2	mA
ICC1	Supply Current (Standby)	VIN = 0V or VCC		100	µA
VIL	Input Low Voltage (SCL & SDA)		-0.3	0.3 VCC	V
VIH	Input High Voltage (SCL & SDA)		0.7 VCC	VCC + 1	V
VIL	Input Low Voltage (E0 - E2, MODE)		-0.3	0.5	V
VIH	Input High Voltage (E0 - E2, MODE)		VCC - 0.5	VCC + 1	V
VOL	Output Low Voltage	IOL = 3mA		0.4	V

Table 6. AC Characteristics

(TA = 0 to 70 °C, -40 to 85 °C or -40 to 125 °C; VCC = 3V to 5.5V)

Symbol	Alt	Parameter	Min	Max	Unit
tCH1CH2	tR	Clock Rise Time		1	µs
tCL1CL2	tF	Clock Fall Time		300	ns
tDH1DH2	tR	Input Rise Time		1	µs
tDL1DL1	tF	Input Fall Time		300	ns
tCHDX ⁽¹⁾	tSU:STA	Clock High to Input Transition	4.7		µs
tCHCL	tHIGH	Clock Pulse Width High	4		µs
tDLCL	tHD:STA	Input Low to Clock Low (START)	4		µs
tCLDX	tHD:DAT	Clock Low to Input Transition	0		µs
tCLCH	tLOW	Clock Pulse Width Low	4.7		µs
tDXCX	tSU:DAT	Input Transition to Clock Transition	250		ns
tCHDH	tSU:STO	Clock High to Input High (STOP)	4.7		µs
tDHDL	tBUF	Input High to Input Low (Bus Free)	4.7		µs
tCLQV	tAA	Clock Low to Output Valid	0.3	3.5	µs
tCLQX	tDH	Clock High to Output Transition	300		ns
fC	fSCL	Clock Frequency		100	kHz
tLPF	TI	Input Low Pass 1st Order Filter Time Constant (SCL & SDA Inputs)		100	ns
tW ⁽²⁾	tWR	Write Time		10	ms

Notes: 1. For a re START condition, or following a write cycle.

2. In the Multibyte Write mode only, if accessed bytes are on two consecutive rows (upper 5 MSB must not change) the maximum programming time is doubled to 20ms.

T-46-13-28

S G S-THOMSON

Table 8. Endurance and Data Retention

Endurance	The ability of the EEPROM to withstand Erase/Write cycles without failure.
Failure	A failure after cycling is defined as any bit that cannot be written or loses its data after a subsequent retention bake of 2 years equivalent at 55 °C.
Guarantee	With 60% confidence, more than 99.9% of units can be cycled over 1,000,000 times.

DEVICE OPERATION (cont'd)

Acknowledge Bit. An acknowledge signal is used to indicate a successful data transfer. The bus transmitter, either master or slave, will release the SDA bus after sending 8 bits of data. During the 9th clock pulse the receiver pulls the SDA bus low to acknowledge the receipt of the 8 bits of data.

Data Input. During data input the ST24C02A samples the SDA bus signal on the rising edge of the clock SCL. For correct device operation the SDA signal must be stable during the clock low to high transition and the data must change ONLY when the SCL line is low.

Memory Addressing

To start communication between the master and the slave ST24C02A, the master must initiate a START condition. Following this the master sends onto the SDA bus line 8 bits (MSB first) corresponding to the device select code and a READ or WRITE instruction.

The 4 most significant bits of the device select code are the device type identifier, corresponding to the I²C bus definition. For the ST24C02A these are fixed as 1010b (0Ah).

The following 3 bits identify the specific ST24C02A on the bus. They are matched to the chip enable signals E0 - E2. Thus up to 8 ST24C02A's can be connected on the same bus giving a memory capacity total of 16k bits. After a START condition all ST24C02A's on the bus will identify the device code and compare the following 3 bits to the chip enable inputs E0 - E2. If a match is found the corresponding ST24C02A will acknowledge the identification on the SDA bus during the 9th bit time.

The 8th bit sent is the read or write bit (RW), this bit is set to '1' for read and '0' for write operations.

Write Operation

The Multibyte Write mode is available when the MODE signal is at V_{IH} and the Page Write mode when this signal is at V_{IL}. The MODE signal may be driven dynamically with CMOS input levels. The Byte Write mode is independant of the state of the

MODE signal and the pin could be left floating if only this mode was to be used. However it is recommended that the signal is connected to either V_{IH} or V_{IL}.

Following a START condition the master sends a device select code with the RW bit reset to '0'. The ST24C02A acknowledges this and waits for a byte address. The byte address of 8 bits provides access to any of the 256 bytes of the memory. After receipt of the byte address the ST24C02A again responds with an acknowledge.

Byte Write. In the Byte Write mode the master sends one data byte, this is acknowledged by the ST24C02A. The master then terminates the transfer by generating a STOP condition.

Multibyte Write. For the Multibyte mode the MODE signal must be at V_{IH}. The Multibyte Write mode can be started from any address in the memory. The master sends from one up to 4 bytes of data, which are each acknowledged by the ST24C02A. The transfer is terminated by the master generating a STOP condition.

Page Write. For the Page mode the MODE signal must be at V_{IL}. The Page Write mode allows up to 8 bytes to be written in a single write cycle, provided that they are all located in the same 'row' in the memory: that is the 5 most significant memory address bits (A7-A3) are the same. The master sends from 1-8 bytes of data, which are each acknowledged by the ST24C02A. After each byte is transferred, the internal byte address counter (3 least significant bits only) is incremented. The transfer is terminated by the master generating a STOP condition. Care must be taken to avoid address counter 'roll-over' which could result in data being overwritten.

For any write mode the generation by the master of the STOP condition starts the internal memory program cycle. All inputs are disabled until the completion of this cycle and the ST24C02A will not respond to any request. The duration of this cycle is $t_w = 10\text{ms}$ maximum except when, in the Multibyte Write mode, bytes are accessed that are on different rows (that is have different values for the 5 most significant address bits), when the programming time is doubled to a maximum of 20ms.

Figure 7. Write Modes Sequence

S G S-THOMSON T-46-13-28





Figure 8. Read Modes Sequence



Read Operation

Read operations are independent of the state of the MODE signal.

Current Address Read. The ST24C02A has an internal byte address counter. Each time a byte is read, this counter is incremented. For the Current Address Read mode, following a START condition, the master sends a memory address with the RW bit set to '1'. The ST24C02A acknowledges this and immediately outputs the byte addressed by the internal byte address counter. This counter is then incremented. The master does NOT acknowledge the byte output, but terminates the transfer with a STOP condition.

Random Address Read. A dummy write is performed to load the byte address into the memory. This is followed by another START condition from the master and the byte address repeated with the RW bit set to '1'. The ST24C02A acknowledges this and immediately outputs the byte addressed. The master does NOT acknowledge the byte output, but terminates the transfer with a STOP condition.


Sequential Read. This mode can be initiated with either a Current Address Read or a Random Address Read. However in this case the master DOES acknowledge the data byte output and the ST24C02A continues to output the next byte in sequence. To terminate the stream of bytes the master must NOT acknowledge the last byte output, but must generate a STOP sequence. The output data is from consecutive byte addresses, with the internal byte address counter automatically incremented after each byte output. After a count of 256 the address counter will 'roll-over' and the memory will continue to output data.

Acknowledge in Read Mode. In all read modes the ST24C02A waits for an acknowledge during the 9th bit time. If the master does not pull the SDA line low during this time, the ST24C02A terminates the data transfer and switches to a receiver state. The STOP condition is used only in the WRITE modes to initiate the write cycle and is ignored in the READ modes.

S G S-THOMSON

ORDERING INFORMATION

Example: ST24C02A M 1 013TR



Parts are shipped with the memory content set at all "1's" (0FFh).

For a list of available options of Package and Speed, refer to the Selector Guide in this Data Book or to the current Memory Shortform Catalogue.

For further information on any aspect of this device, please contact our Sales Office nearest you.