

YSS240

KP2S

Karaoke Processor 2 for SRAM

OUTLINE

YSS240(KP2S) is an LSI used to carry out digital signal processor for "Karaoke" systems.

With a 256K bit pseudo SRAM or SRAM connected externally, it executes signal processing such as Key Control, Voice cancel, Microphone echo and Surround with easy control.


With A/D and D/A converters integrated, it can handle input and output of analog audio signals in addition to digital audio signal.

FEATURES

- Built in 3-channel 15-bit floating A/D converters and 1-channel D/A converter handle audio signal from L, R, Microphone channels.
- Digital signal can be input directly, and it is possible to output digital signals to oversampling digital filter or DACs.
- It is necessary to connect 256K bit (32K* 8) pseudo SRAM or SRAM for external memory.
- De-emphasis processing for digital audio input signal.
- Mixing, fade-in and fade-out processing for digital/analog signals.
- Voice cancel processing for attenuating center-positioned voice.
- Key control processing up to a maximum +-600 cent by 50 cent. (200 cent = 1 whole tone, 1200 cent = 1 octave)
- Microphone echo processing up to a maximum 200ms.
- Surround signal processing with 4 preset patterns.
- Easy control by setting register through the microprocessor serial interface.
- ◆ The register controlled by microprocessor is compatible with YSS216B(KP2)'s method.
- Master clock is 16.9344MHz and sampling frequency is 44.1kHz.
- ●5V single power supply, Si-gate CMOS process.
- ●64-pin plastic QFP (YSS240-F).

YSS240 CATALOG CATALOG No. : LSI-4SS240A2 1996. 5

PIN CONFIGURATION



<64pin QFP Top View>


PIN DESCRIPTION

No.	Name	I/O	Function
1	VSS	-	Ground (digital block)
2	MD0	I/O	External RAM interface data
3	MD1	I/O	External RAM interface data
4	MD2	I/O	External RAM interface data
5	MD7	I/O	External RAM interface data
6	MD6	ľΟ	External RAM interface data
7	MD5	I/O	External RAM interface data
8	MD4	I/O	External RAM interface data
9	MD3	I/O	External RAM interface data
10	/CE	О	External RAM interface CE
11	(N.C)	-	
12	VDD	-	+5V power supply (digital block)
13	DEPI	I	De-emphasis control input (H: ON, L: by FCR register)
14	/IC	I	Initial clear input (low active)
15	T 1	I+	LSI test terminal (Do not connect.)
16	VSS	-	Ground (digital block)
17	AVSS	-A	Ground (ADC, DAC block, connect to VSS externally)
18	AVSS	-A	Ground (ADC, DAC block, connect to VSS externally)
19	AIL	IA	Analog audio signal L channel ADC input
20	CHL	-A	Sample/hold capacitor connecting terminal of AIL input
21	AIR	IA	Analog audio signal R channel ADC input
22	CHR	-A	Sample/hold capacitor connecting terminal of AIR input
23	AIM	ΙA	Analog audio signal Microphone channel ADC input
24	СНМ	-A	Sample/hold capacitor connecting terminal of AIM input
25	AOM	OA	Analog audio signal Microphone channel DAC output
26	CV	-A	Center voltage of ADC
27	AVDD	-A	+5V power supply (ADC, DAC block, connect to VDD externally)
28	AVDD	-A	+5V power supply (ADC, DAC block, connect to VDD externally)
29	(N.C)	_	· · · · · · · · · · · · · · · · · · ·
30	(N.C)	-	
31	VSS	_	Ground (digital block)
32	SDSY	I+	Digital audio signal input word clock
33	DI2	I+	Digital audio signal input serial data 2
34	DI1	I+	Digital audio signal input serial data 1
35	BCI	I+	Digital audio signal input bit clock
36	MCKO	O	Master clock output (16.9344MHz)
37	ХО	o	X'tal oscillator connecting terminal
38	XI	I	X'tal oscillator connecting terminal, or clock input (16.9344MHz)
39	VDD		+5V power supply (digital block)
40	/CS	I	Microprocessor interface chip select
41	CDI	Ī	Microprocessor interface serial data
42	/SCK	Ī	Microprocessor interface serial clock
43	DO	o	Digital audio signal output serial data
44	L/R	o	Digital audio signal output word clock
45	ВСО	o	Digital audio signal output bit clock
46	/OE	o	External RAM interface OE
47	/WE	O	External RAM interface WE
48	VSS	-	Ground (digital block)

No.	Name	I/O	Function
49	MA13	0	External RAM interface address
50	MA8	0	External RAM interface address
51	MA9	0	External RAM interface address
52	MAII	0	External RAM interface address
53	MA10	0	External RAM interface address
54	MA14	0	External RAM interface address
55	MA12	0	External RAM interface address
56	MA7	0	External RAM interface address
57	VDD	-	+5V power supply (digital block)
58	MA6	0	External RAM interface address
59	MA5	0	External RAM interface address
60	MA4	О	External RAM interface address
61	MA3	О	External RAM interface address
62	MA2	0	External RAM interface address
63	MAI	О	External RAM interface address
64	MA0	0	External RAM interface address

NOTE) I+; Pulled-up input, A; Analog terminal

■BLOCK DIAGRAM



■FUNCTION DESCRIPTION

1. Clocks

XI, XO, MCKO

Using XI, XO terminals, X'tal oscillator circuit is constructed.

Oscillating frequency is 16.9344MHz.


Also, external clock can be input to XI terminal.

XI clock is output through MCKO terminal.

2. Digital inputs

BCI, SDSY, DI1, DI2

Digital audio data is input to BCI, SDSY, DII and DI2 terminal as following format.



Digital inputs have two stereo inputs. BCI, SDSY and DI1 or DI2 must be synchronized to XI clock.

3. Analog inputs

AIL, AIR, AIM, CHL, CHR, CHM, CV

L, R and Microphone analog signal are input to AIL, AIR and AIM terminals respectively. Sampling frequency of A/D converter is 44.1kHz.

Connect sample/hold capacitors for A/D conversion to CHL, CHR and CHM terminals.


CV terminal indicates center voltage of A/D converter. Connect a capacitor for stabilizing. Each analog input signal must be biased by this voltage.

4. Microprocessor interface

/CS, /SCK, CDI, DEPI

To write data to internal register, this LSI has 8-bit serial interface.

Write register address and data together as following format.




After initial clear, input "H" to "L" signal at /CS terminal. As soon as the MSB bit of register data is taken by "L" to "H" signal of /SCK terminal, the setting register is written to internal register.

The digital data input to DI1 terminal can be undergone de-emphasis processing. The DEPI signal, logical-summed by bit I(de-emphasis ON/OFF) of FCR register, controls de-emphasis processing. When DEPI is set to "H", de-emphasis processing is ON. And when DEPI is set to "L", de-emphasis processing depends on FCR register.

5. Digital outputs

BCO, L/R, DO

After each sound processing, data is output through BCO, L/R and DO terminals as following.



6. Analog output

AOM

AOM is a DAC output of microphone echo signal.

Sampling frequency of D/A converter is 44.1kHz.

It outputs voltage output. Connect sample/hold capacitor and execute buffering by using Op-Amp. with high impedance input.

7. External RAM interface

MA0-14, MD0-7, /OE, /WE, /CE

This LSI requires a 256K bit (32K*8-bit) pseudo SRAM or SRAM that access time is 200ns or less.


8. Initial clear

/IC

This LSI requires initial clear when turning on the power.

■CONTROL DESCRIPTION

1. Signal flow



2. Register description

Each part of this LSI is controlled by setting data to 24 byte register as follows.

ADDR	NAME	FUNCTION				
\$00	FCR	Function control register				
\$01	KSR	Key, surround control register				
\$02	VCR	Multi-sound, voice cancel register				
\$03	TMR	Time constant register				
\$20	CR00	-				
↓	1	Coefficient register				
\$33	CR13	(effective only when FCR bit $2 = 0$)				

Each block of the signal flow is controlled by the register marked in dotted frame in that block.

• Function control register (FCR)

This register is for hardware setting.

bit ()	Salart ADC data input (AH, AID)/II is 1.1. in (BIO)
(LSB)	Select ADC data input (AIL, AIR)/digital data input (DI2) "1" = ADC data input (AIL, AIR)
(1.3B)	
	"0" = digital data input (DI2)
	*This bit is not concerned in DII terminal input.
bit I	Digital input (DI1) de-emphasis processing ON/OFF
	"1" = OFF
1	"0" = ON
	*This bit is not concerned in DI2 terminal input.
bit 2	Select coefficients
	"1" = preset data used
	"0" = data set to coefficient register CR00 \cap CR13 used.
bit 3	Output muting ON/OFF
	"1" = muting OFF (fade-in within 23.2ms)
	"0" = muting ON (fade-out within 23.2ms)
bit 4	Internal accumulator clear
	"1" = zero clear
	"0" = normal
bit 5	Digital audio input synchronizing setting
	"1" = internal synchronization (when BCI, SDSY, D11, D12 is not used)
L	"0" = external synchronization (when BCI, SDSY, DI1, DI2 is used)
bit 6	Select de-emphasis coefficient
1	"I" = normal ($fs=44.1kHz$)
l	"0" = CD-I (fs=37.8kHz)
bit 7	Don't care.
(MSB)	

Note) bit 0 = bit 6 are set to "1" when initial clear.

Key, surround control register (KSR)
 Specify key shift rate of key controller by using lower 5 bits.
 Select surround pattern of reverberator by using upper 2 bits.

Bit 7 (MSB) is "don't care".

_	_					
Ì	bit					
Ĺ	4	_ 3	2	1	0	key shift rate
l	0	1	1	1	1	1900 cent up
l	0	1	1	1	0	1200 cent up
l	0	1	1	0	1	700 cent up
l	0	1	1	0	0	600 cent up
l	0	1	0	I	1	550 cent up
	0	1	0	1	0	500 cent up
l	0	1	()	0	1	450 cent up
	0	1	()	0	0	400 cent up
l	0	0	1	1	1	350 cent up
l	()	0	1	1	0	300 cent up
	0	0	1	0	1	250 cent up
l	0	0	1	0	0	200 cent up
	0	0	0	1	1	150 cent up
ĺ	0	0	0	1	0	100 cent up
	0	0	0	0	1	50 cent up
L	0	0	0	0	0	no effect

bit					
4	3	2	1	0	key shift rate
1	1	1	1	1	50 cent down
I	1	1	1	0	100 cent down
1	1	1	0	1	150 cent down
1	1	ì	0	0	200 cent down
1	1	0	I	1	250 cent down
- 1	l	0	1	0	300 cent down
I	1	0	0	1	350 cent down
1	1	0	0	0	400 cent down
1	0	1	1	ì	450 cent down
1	0	1	1	0	500 cent down
1	0	I	0	1	550 cent down
1	0	1	0	0	600 cent down
1	0	0	1	1	700 cent down
1	0	0	i	0	1200 cent down
1	0	0	0	1	1400 cent down
1	0	0	0	0	1900 cent down

Note) 1200 cent = 1 octave, 200 cent = 1 whole tone

This LSI has 4 types of surround patterns.

Each surround effect varies depending on mixing ratio to direct sound, input sources and so on.

bit		Surround	
6	5	Pattern	Description
0	0	Simulation stereo	Monaural source (L channel) is made pseudo stereophonic.
0	1	Live	Using (L - R) signal, presence is added.
1	0	Movie	Using (L - R) signal, surround effect is emphasized.
1	1	Karaoke	Reverberation is added to (L + R) signal as well

Note) Each pattern name and its description are tentative. All of these patterns use about 50ms delay.

Bit $0 \sim$ bit 6 are set to "0" when initial clear.

Multi sound, voice cancel control register (VCR)

Input fader is started by setting lower 4 bits. bit $5 \sim \text{bit } 7(\text{MSB})$ is "don't care".

bit 3	bit 2	bit 1	bit 0
AIR/DI2	AIL/D12	DH	DI1
R	L	R	L

"1" = fade-in start
"0" = fade-out start

bit 4 Voice cancel fader start setting
"1" = cross fade to voice canceler output side
"0" = cross fade to bypass side

Bit $0 \sim \text{bit } 4$ are set to "0" when initial clear. (then input fader is in fade-out state.)

• Time constant register (TMR)

Fade in/out time is set for input fader and voice cancel fader.

	bit									fading
Ĺ	7	6	5	4	3	2	1	0	HEX	time
	1	1	1	1	l	1	1	1	FF	0.09s
	1	1	1	0	1	1	1	0	EE	0.10s
	()	0	i	1	0	0	0	0	30	0.50s
1	0	0	0	i	l	()	0	0	18	0.99s
I	()	0	()	1	0	0	0	0	10	1.49s
l	0	()	0	0	1	1	0	0	0C	1.98s
١	0	0	0	0	l	0	0	O	08	2.97s
١	()	0	0	0	0	i	1	0	06	3.96s
	0	0	0	0	0	l	0	0	04	5.94s
	()	0	()	0	0	0	t	1	03	7.92s
L	0	0	0	0	0	0	0	0	00	23.2ms

As bit $0 \sim \text{bit } 7$ are set to "0" when initial clear, be sure to set fading time.

● Coefficient registers (CR00~CR13)

CR05, CR08 are for setting delay time of microphone echo. Other registers than these are for setting attenuation value which determines mixing ratio of input, output and feed-back gain of microphone echo.

(1) Delay time setting (CR05, CR08)

	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
I	C7	C6	C5	C4	C3	C2	CI	0

Note) bit 0 must be set to "0".

Delay time =
$$(\sum_{N=1}^{7} C_N \times 2^N) \times \frac{64}{44.1}$$
 [ms]

Where
$$0 \le \sum_{N=1}^{7} C_N \times 2^N \le 138$$

(2) Attenuation value setting (CR00~CR04, CR06, CR07, CR09~CR13)

	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
i	C7	C6	C5	C4	C3	C2	C1	C0

Coefficient value =
$$(-1)\times C_7 + \sum_{N=0}^{6} C_N \times 2^{N-7}$$

When $C_7 \sim C_0 = 0.1111111$, however, the coefficient value becomes $0.99976(\sum_{N=0}^{11} 2^{N-12})$

(3) Coefficient preset value

This LSI has a set of presct values corresponding to each coefficient register.

When using it, data does not need to send to the coefficient register. Control is possible only with 4 registers.

Use bit 2 of FCR register to select these preset values or values set in coefficient registers for actual signal processing.

As the state at initial clear is for using preset values (FCR bit 2 = "1"), when using coefficient register values, set the data for coefficient registers and then set FCR bit 2 to "0".

Coefficient preset values

Coef.	Value	Cocf.	Value	Coef.	Value
CR00	00H	CR07	7FH	CR0E	00H
CR01	00H	CR08	00H	CR0F	00H
CR02	7FH	CR09	00H	CR10	7FH
CR03	00H	CR0A	00H	CR11	00H
CR04	00H	CR0B	32H	CR12	00H
CR05	68H	CR0C	00H	CR13	7FH
CR06	7FH	CR0D	40H		

■ ELECTRIC CHARACTERISTICS

1. Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit	
Power supply voltage	V _{DD}	-0.3~7.0	V	
Input voltage	Vı	$-0.3 \sim V_{DD} + 0.3$	l v	
Operating temperature	Тор	0~70	°C	
Storage temperature	Tstg	-50~125	°C	

2. Recommended Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit
Power supply voltage	VDD	4.75	5.00	5.25	V
Operating temperature	Тор	0	25	70	$^{\circ}\mathbb{C}$

3. DC Characteristics (Condition : $Ta = 0 \sim 70^{\circ}\text{C}$, $V_{DD} = 5.0 \pm 0.25\text{V}$)

Parameter	Symbol	Condition	Min	Тур.	Max.	Unit
Power supply current	IDD	IDD = 5.0V			80	mA
Input voltage H level	Viii	(*1)	2.0			v
Input voltage H level	V _{tH2}	(*2)	3.5			v
Input voltage L level	VIL				0.8	v
Input leakage current	Vlk		-10		10	μA
Output voltage H level	Vон	$I_{OH} = -0.4 \text{mA} (*3)$	Vpp-1.0			\mathbf{v}
Output voltage H level	V _{OH2}	$I_{OH} = -0.4 \text{mA} (*4)$	2.8	,		v
Output voltage L level	Vol	Iot. = 1.6mA			0.4	рF

^{*1)} Applicable to input terminals except X1, /IC, T1.

^{*2)} Applicable to XI, /IC, T1 terminals.


^{*3)} Applicable to output terminals except MA0-14, MD0-7, /CE, /OE, /WE.


^{*4)} Applicable to MA0-14, MD0-7, /CE, /WE terminals.

4. AC Characteristics (Condition : $Ta = 0 \sim 70^{\circ}C$, $V_{DD} = 5.0 \pm 0.25V$)

	Parameter	Symbol	Min	Тур.	Max.	Unit
XI	Input frequency	fc	12.0	16.9344	17.0	MHz
XI	Duty	Rc		50		%
BCI	Frequency	fвс	1.0		4.3	MHz
BCI	ON/OFF time	tBO	100			ns
	Transition time	tвт		 	20	ns
DI, SDSY	Setup time	tos	100			ns
	Hold time	tон	100		20	ns
DO, L/R	Access time	to	-20		20	ns
/CS	Setup time	tcs	1/50fs			s
/SCK	ON/OFF time	tso	1/50fs			s
/CS, /SCK	Transition time	tcr			1/150fs	S
CDI	Setup time	tss	1/100fs			S
	Hold time	tsn	1/100fs			s

(Note) fs = fc/384





5. Analog Characteristics (Condition : Ta = 25°C, $V_{DD} = 5.0V$)


Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Analog input voltage	Via	(*1)		4.75		V
Analog output voltage	VOA	(*2)		4.75		v
CV terminal voltage	Vc			2.5		V
Total harmonic distortion	THD+N	1kHz, 0dB (*3)		0.5	1.0	%
		1kHz, -30dB (*3)		0.8	1.5	%
Signal to noise ratio	S/N	S = 0dB (*3)	73	80		₫B


^{*1)} peak to peak, applicable to AIL, AIR, AIM terminals.

^{*2)} peak to peak, appicable to AOM terminal.

^{*3)} when 0dB = 4.75Vpp and each A/D input \rightarrow AOM D/A output through.

■EXTERNAL DIMENSIONS





NOTE: The LSIs for surface mount need especial consideration on storage and soldering conditions. For detailed information, please contact your nearest agent of yamaha.

IMPORTANT NOTICE

- 1. Yamaha reserves the right to make changes to its Products and to this document without notice. The information contained in this document has been carefully checked and is believed to be reliable. However, Yamaha assumes no responsibilities for inaccuracies and makes no commitment to update or to keep current the information contained in this document.
- 2. These Yamaha Products are designed only for commercial and normal industrial applications, and are not suitable for other uses, such as medical life support equipment, nuclear facilities, critical care equipment or any other application the failure of which could lead to death, personal injury or environmental or property damage. Use of the Products in any such application is at the customer's sole risk and expense.
- 3. YAMAHA ASSUMES NO LIABILITY FOR INCIDENTAL, CONSEQUENTIAL OR SPECIAL DAMAGES OR INJURY THAT MAY RESULT FROM MISAPPLICATION OR IMPROPER USE OR OPERATION OF THE PRODUCTS.
- 4. YAMAHA MAKES NO WARRANTY OR REPRESENTATION THAT THE PRODUCTS ARE SUBJECT TO INTELLECTUAL PROPERTY LICENSE FROM YAMAHA OR ANYTHIRD PARTY, AND YAMAHA MAKES NO WARRANTY OR REPRESENTATION OF NON-INFRINGEMENT WITH RESPECT TO THE PRODUCTS. YAMAHA SPECIFICALLY EXCLUDES ANY LIABILITY TO THE CUSTOMER OR ANY THIRD PARTY ARISING FROM OR RELATED TO THE PRODUCTS' INFRINGEMENT OF ANY THIRD PARTY'S INTELLECTUAL PROPERTY RIGHTS, INCLUDING THE PATENT, COPYRIGHT, TRADEMARK OR TRADE SECRET RIGHTS OF ANY THIRD PARTY.
- 5. EXAMPLES OF USE DESCRIBED HEREIN ARE MERELY TO INDICATE THE CHARACTERISTICS AND PERFORMANCE OF YAMAHA PRODUCTS. YAMAHA ASSUMES NO RESPONSIBILITY FOR ANY INTELLECTUAL PROPERTY CLAIMS OR OTHER PROBLEMS THAT MAY RESULT FROM APPLICATIONS BASED ON THE EXAMPLES DESCRIBED HEREIN. YAMAHA MAKES NO WARRANTY WITH RESPECT TO THE PRODUCTS, EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR USE AND TITLE.

Note) The specifications of this product are subject to improvement changes without prior notice.

AGENCY -■ U.S.A. Office

YAMAHA CORPORATION

Address inquiries to:

Semi-conductor Sales Department ■ Head Office

203, Matsunokijima, Toyooka-mura. Iwata-gun, Shizuoka-ken, 438-01 Electronic Equipment business section Tel. 0539-62-4918 Fax. 0539-62-5054

2-17-11. Takanawa, Minato-ku. ■ Tokyo Office

Tokyo, 108 Tel. 03-5488-5431 Fax. 03-5488-5088

Osaka Office 3-12-9, Minami Senba, Chuo-ku, Osaka City, Osaka, 542

Shinsaibashi Plaza Bldg, 4F Tel. 06-252-7980 Fax. 06-252-5615

YAMAHA Systems Technology 100 Century Center Court, San Jose, CA 95112

Tel. 408-467-2300 Fax. 408-437-8791