

### ST6285

# 8-BIT HCMOS MCU WITH DOT MATRIX LCD DRIVER AND A/D CONVERTER

- 4.5 to 6V supply operating range
- 8.4MHz Maximum Clock Frequency
- -40 to +85°C Operating Temperture Range
- Run, Wait & Stop Modes
- 5 different interrupt vectors
- Look-up table capability in EPROM
  User EPROM: 8192 bytes
  Reserved ROM: 244 bytes
  Data RAM: 192 bytes
  LCD RAM: 96 bytes
- PQFP80 package
- 8 fully software programmable I/O as:
- Input with/without pull-up resistor
- Input with interrupt generation
- Open-Drain or Push-pull outputs
- Analog Inputs
- 4 I/O lines can sink up to 20mA for direct LED or TRIAC driving and have SPI alternate functions
- One 8-bit counter with 7-bit programmable prescalers (Timer 1)
- Software activated digital watchdog
- 8-bit A/D converter with up to 12 analog inputs
- 8-bit synchronous serial peripheral interface (SPI)
- LCD driver with 40 segment outputs, 8 backplane outputs and 8 software selectable segment/backplane outputs able to drive up to 40x16 (640) or 48x8 (384) LCD segments.
- One external not maskable interrupt
- 9 powerful addressing modes
- The accumulator, the X, Y, V & W registers, the port and peripherals data & control registers are addressed in the data space as RAM locations.
- The ST62E85 is the EPROM version, ST62T85 is the OTP version, fully compatible with ST6285 ROM version.





Figure 1. 80 Pin Quad Flat Pack (QFP) Package Pinout



### ST6285 Pin Description


Pin number	Pin name	Pin number	Pin name	Pin number	Pin name	Pin number	Pin name
1	S41	25	PC7	41	COM1	65	S17
2	S42	26	PC6	42	COM2	66	S18
3	S43	27	PC5	43	СОМЗ	67	S19
4	S44	28	PC4	44	COM4	68	S20
5	S45	29	NMI	45	COM5	69	S21
6	S46	30	$V_{DD}$	46	COM6	70	S22
7	S47	31	Vss	47	COM7	71	S23
8	S48	32	VLCD	48	COM8	72	S24
9	S49	33	VLCD4/5	49	COM9/S1	73	S33
10	S50	34	VLCD3/5	50	COM10/S2	74	S34
11	S51	35	VLCD2/5	51	COM11/S3	75	S35
12	S52	36	VLCD1/5	52	COM12/S4	76	S36
13	S53	37	PA7/Sout (1)	53	COM13/S5	77	S37
14	S54	38	PA6/Sin (1)	54	COM14/S6	78	S38
15	S55	39	PA5/SCL (1)	55	COM15/S7	79	S39
16	S56	40	PA4/TIM1 (1)	56	COM16/S8	80	S40
17	PB3			57	S9		
18	PB2			58	S10		
19	PB1			59	S11		
20	PB0			60	S12		
21	TEST/V <sub>PP</sub>			61	S13		
22	OSCout	İ		62	S14		
23	OSCin			63	S15		
24	RESET			64	S16		


Note 1: 20mA SINK

### **GENERAL DESCRIPTION**

The ST6285 microcontroller is a member of the 8-bit HCMOS ST62xx family, a series of devices oriented to low-medium complexity applications. All ST62xx members are based on a building block approach: a common core is associated with a combination of on-chip peripherals (macrocells). The macrocells of the ST6285 family are: an advanced LCD driver/controller with 40 segments, 8 backplanes and 8 software selectable segment/backplane outputs able to drive up to 40x16 (640) or 48x8 (384) segments, one 8 bit standard

timer/counter with a 7-bit software programmable prescaler (Timer 1), the digital watchdog timer (DWD), an 8-bit A/D Converter with up to 12 analog inputs and an 8-bit synchronous serial peripheral interface (SPI). Thanks to these peripherals the ST6285 family is well suited for general purpose, automotive, security, appliance and industrial applications. The ST62E85 EPROM version is available for prototyping and low-volume production, an OTP version is also available.





### PIN DESCRIPTION

 $V_{DD}$  and  $V_{SS}$ . Power is supplied to the MCU using these two pins.  $V_{DD}$  is power and  $V_{SS}$  is the ground connection.

OSCin and OSCout. These pins are internally connected with the on-chip oscillator circuit. A quartz crystal or a ceramic resonator can be connected between these two pins in order to allow the correct operation of the MCU with various stability/cost trade-offs. OSCin is the input pin, OSCout is the output pin. An external clock signal can be applied to OSCin.

**RESET.** The active low RESET pin is used to restart the microcontroller at the beginning of its program. The RESET pin is provided with an on-chip pull-up resistor and schmitt trigger input characteristics.

**TEST.** TEST must be held at V<sub>SS</sub> for normal operation (an internal pull-down resistor selects normal operating mode if TEST pin is not connected).

NMI. The NMI pin provides the capability for asynchronous applying an external top priority interrupt to the MCU. This pin is falling edge sensitive. The NMI pin is provided with an on-chip pull-up resistor and schmitt trigger input characteristics.

**PA4/TIM1.** This pin can be used as Timer 1 I/O pin. In input mode it is connected to the timer prescaler input and acts as the external timer clock or as the control gate for the internal timer clock. In the output mode the timer pin outputs the timer data bit when a time out occurs.

To use this pin as Timer output the I/O pin has to be programmed as open-drain output. To use this pin as Timer input the I/O pin has to be programmed as input.

PA4-PA7. These 4 lines are organized as one I/O port (A). Each line may be configured under software control as an input with or without internal pull-up resistor, an interrupt generating input with pull-up resistor, or an open-drain or push-pull output. In output mode these lines can also sink 20mA

for direct LED or triac driving. PA5-PA7 can also be used as respectively Clock, Data in and Data out pins for the on-chip SPI to carry the synchronous serial I/O signals. PA4 can also be used as the TIMER 1 I/O pin.

**PB0-PB3.** These 4 lines are organized as one I/O port (B). Each line may be configured under software control as an input with or without internal pull-up resistor, an interrupt generating input with pull-up resistor, open-drain or push-pull output or as an analog input for the A/D converter.

PC4-PC7. These 4 lines are organized as one I/O port (C). Each line may be configured under software control as an input with or without internal pull-up resistor, an interrupt generating input with pull-up resistor, or an open-drain or push-pull output. PC4-PC7 can be programmed as analog inputs for the A/D converter. Port C has schmitt trigger inputs and a 5mA drive capability in output mode.

**COM1-COM8.** These eight pins are the LCD peripheral common outputs. They are the outputs of the on-chip backplane voltage generator which is used for multiplexing the LCD segment lines.

**S9/S24-S33/S56.** These pins are the 40 LCD peripheral driver outputs of the ST62E85, ST62T85. Segments S1-S8 are multiplexed with COM9-COM16 and their function is software selectable.

COM9/S1-COM16/S8. These pins are the 8 multiplexed common/segment lines. Under software selected control, they can act as LCD common outputs allowing a 40×16 dot matrix operation, or they can act as segment outputs allowing 48×8 dot matrix operation.

**VLCD1/5-VLCD5/5.** Resistor network nodes for determining the intermediate display voltage levels on COM1-COM8/COM16 and S1/S8-S56 pins during multiplex operation.

### **ST6285 DESCRIPTION**

With the following exceptions, the ST6285 has the same software and hardware features as the ST6280:

- 1 LCD RAM: The accessible segments are segments 9 to 24 and 33 to 56.
- 2 I/O: To prevent floating input or uncontrolled I/O interrupt, the port bit PA0-PA3, PB4-PB7 must be programmed as push-pull output.
- 3 Data Memory Space: Write 40h at the address DFh of the data memory space (desabled EEPROM).
- 4 Do not access data space locations: C7, CD, D9, DA, DB, DF, E5 to FE.
- 5 EEPROM and Auto-reload Timer: Not available.

  THE READER IS ASKED TO REFER TO THE

  DATASHEET OF THE ST6280 FOR FURTHER

  DETAILS.

### **ELECTRICAL CHARACTERISTICS**

### **Absolute Maximum Ratings**

This product contains devices to protect the inputs against damage due to high static voltages, however it is advised to take normal precaution to avoid application of any voltage higher than maximum rated voltages.

For proper operation it is recommended that VI and VO must be higher than VSS and smaller than VDD. Reliability is enhanced if unused inputs are connected to an appropriated logic voltage level (VDD or VSS).

Power Considerations. The average chip-junction temperature, Tj, in Celsius can be obtained from:

 $T_i = T_A + PD \times RthJA$ 

Where: $T_A = Ambient Temperature$ .

RthJA = Package thermal resistance

(junction-to ambient).

PD = Pint + Pport.

Pint =  $I_{DD} \times V_{DD}$  (chip internal power).

Pport = Port power dissipation (determinated by the user).

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	Supply Voltage	-0.3 to 7.0	٧
V <sub>LCD</sub>	Display Voltage	-0.3 to 11.0	٧
Vı	Input Voltage	V <sub>SS</sub> - 0.3 to V <sub>DD</sub> + 0.3 <sup>(1)</sup>	٧
Vo	Output Voltage	V <sub>SS</sub> - 0.3 to V <sub>DD</sub> + 0.3 <sup>(1)</sup>	٧
lo	Current Drain per Pin Excluding V <sub>DD</sub> & V <sub>SS</sub>	± 10	mA
$IV_{DD}$	Total Current into V <sub>DD</sub> (source)	50	mA
IVss	Total Current out of Vss (sink)	50	mA
Tj	Junction Temperature	150	°C
TstG	Storage Temperature	-60 to 150	°C

### Notes:

### THERMAL CHARACTERISTIC

Symbol	Parameter	Test Conditions	Value		Value Value			Unit
- Cymbor	i didiliotoi	rest conditions	Min.	1 1	Oilit			
RthJA	Thermal Resistance	PQFP80		70		°C/W		

### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Test Condition s	Value		Unit	
Symbol	rai ailletei	rest Conditions	Min.	Тур.	Max. 70 85 6 10	Oiiit
T <sub>A</sub>	Operating Temperature	1 Suffix Version 6 Suffix Version	0 -40			°C
V <sub>DD</sub>	Operating Supply Voltage (1)		4.5		6	٧
V <sub>LCD</sub>	Display Voltage (1)		3		10	٧
V <sub>DD</sub>	RAM Retention Voltage (1)		2			٧

<sup>-</sup> Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

<sup>- (1).</sup> Within these limits, clamping diodes are guaranteed not to be conductive. Voltage outside these limits are authorised as long as injection current is kept within the specification.

### RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Test Condition s		Value		
Symbol	Parameter	rest Conditions	Min.	Тур.	Max.	Unit
fosc	Oscillator Frequency (1)(4)	V <sub>DD</sub> ≥ 4.5V	0.01		8.4	MHz
I <sub>INJ+</sub>	Pin Injection Current (positive) Digital Input <sup>(2)</sup> Analog Input <sup>(3)</sup>	V <sub>DD</sub> = 4.5 to 5.5V			+5	mA
I <sub>INJ</sub> .	Pin Injection Current (negative) Digital Input <sup>(2)</sup> Analog Input	V <sub>DD</sub> = 4.5 to 5.5V			-5	mA

### Notes:

An oscillator frequency above 1MHz is recommended for reliable A/D results.
 A current of ± 5mA can be forced on each pin of the digital section without affecting the functional behaviour of the device. For a positive current injected into one pin, a part of this current (~ 10%) can be expected to flow from the neighbouring pins. A current of -5mA can be forced on one input of the analog section at a time (or -2.5mA for all inputs at a time) without affecting the conversion.
 If a total current of +1mA is flowing into the single analog channel or if the total current flowing into all the analog inputs is of 1mA, all the conversion is resulting shifted by +1LSB. If a total positive current of +5mA is flowing into the single analog channel or if the total current flowing into all the analog inputs is of 5mA, all the conversion is resulting shifted by +2LSB.
 Operation below 0.01 MHz is possible but requires increased supply current.

### DC ELECTRICAL CHARACTERISTICS

(T<sub>A</sub> = -40 to +85°C unless otherwise specified)

Symbol	Parameter	Test Conditions	Value		Unit	
- Symbol	raiametei	rest conditions	Min.	Тур.	Max.	Jiik
VIL	Input Low Level Voltage	RESET, NMI, TIMER Pin			0.3V <sub>DD</sub>	٧
ViH	Input High Level Voltage	TIMER Pin	0.80V <sub>DD</sub>			٧
VIH	input riigh Level voltage	RESET, NMI Pin	0.70V <sub>DD</sub>			٧
l <sub>IL</sub> li <del>H</del>	Input Leakage Current	RESET Pin $V_{DD} = 5V$ $V_{IN} = V_{DD}$ (1) $V_{IN} = V_{DD}$ (2) $V_{IN} = V_{SS}$ (5)			10 1 50	μΑ mA μΑ
V <sub>OL</sub>	Low Level Output Voltage	TIMER, I <sub>OL</sub> = 5.0mA			0.3V <sub>DD</sub>	V
Vон	High Level Output Voltage	TIMER, I <sub>OL</sub> = -5.0mA	0.65V <sub>DD</sub>			V

Notes: on next page

## DC ELECTRICAL CHARACTERISTICS (Continued) $(T_A = -40 \text{ to } +85^{\circ}\text{C} \text{ unless otherwise specified})$

Symbol	Parameter	Test Conditions		Value		Unit
Symbol	rai ailletei	rest Conditions	Min.	Тур.	Max.	Onic
R <sub>PU</sub>	Pull-up Resistor    VIN=0V VDD=5V NMI     RESET     Input Leakage Current     VIM = VDD or Vss     VIM = VDD or Vss     VIM = VDD     VIM = VDD     ILOAD = 0mA     VDD = 5.0V     ILOAD = 0mA     VDD = 5.0V     Input Leakage Current WAIT Mode     Input Leakage Current     VIN=0V VDD = 5.V     VIM = VDD or Vss     Input Leakage Current     Input Leakage Cu	I and the second	50	100	200	kΩ
		200	300	500	kΩ	
1 <sub>11</sub> .	Input Leakage Current			0.1	1.0	μΑ
l <sub>IL</sub> liH	Input Leakage Current	VDD = 5.V V <sub>IN</sub> = V <sub>SS</sub> (5)			100 1.0	μА
,	Supply Current RUN Mode	I <sub>LOAD</sub> = 0mA		4	7	mA
I <sub>DD</sub>	Supply Current WAIT Mode (4)	I <sub>LOAD</sub> = 0mA		1	3	mA
	Supply Current RESET Mode			1	7	mA
	Supply Current STOP Mode (3)(4)	I <sub>LOAD</sub> = 0mA V <sub>DD</sub> = 5.0V		1	10	μА

- Notes:

  1. No Watchdog Reset activated.
  2. Reset generated by Watchdog.
  3. When the watchdog function is actvated the STOP instruction is deactivated. WAIT instruction is automatically executed.
  4. All on-chip peripherals in OFF state
  5. Pull-up resistor

### **AC ELECTRICAL CHARACTERISTICS**

(T<sub>A</sub> = -40 to +85°C unless otherwise specified)

Oursels of	Baranatar	Took Condition o		Value		Unit
Symbol	Parameter	Test Condition s	Min.	Тур.	Max.	Onic
fosc	Oscillator Frequency (2)	V <sub>DD</sub> ≥ 4.5V	0.01		8.4	MHz
tsu	Oscillator Start-up Time	$C_{L1} = C_{L2} = 22pF - crystal$		5	20	ms
tsR	Supply Rise Time	10% to 90%	0.01		100	
trec	Supply Recovery Time (1)		100			
Tw	Minimum Pulse Width	NMI Pin V <sub>DD</sub> = 5V	100			ns
		RESET Pin 100			ns	
Cin	Input Capacitance	All Inputs Pins			10	pF
Соит	Output Capacitance	All Outputs Pins			10	pF

Notes:

1. Period for which V<sub>DD</sub> has to be connected or at 0V to allow internal Reset function at next power-up.

2. Operation below 0.01 MHz is possible but requires increased supply current.

### I/O PORTS

(T<sub>A</sub> = -40 to +85°C unless otherwise specified)

Cumbal	Parameter	Test Condition s		Value		Unit
Symbol	rarailleles	rest conditions	Min.	Тур.	Max.	Onk
VIL	Input Low Level Voltage	I/O Pins			0.3V <sub>DD</sub>	V
V <sub>IH</sub>	Input High Level Voltage	I/O Pins	0.7V <sub>DD</sub>			٧
VoL	Low Level Output Voltage	V <sub>DD</sub> = 5.0V I <sub>OL</sub> = 10μA, All I/O Pins I <sub>OL</sub> = 5mA, Standard I/O I <sub>OL</sub> =10mA, PA/PC0-PC3 I <sub>OL</sub> =20mA, PA/PC0-PC3			0.1 0.8 0.8 1.3	<b>&gt;</b>
V <sub>ОН</sub>		I/O Pins, I <sub>O</sub> = -10μA (source)	V <sub>DD</sub> -0.1			٧
VOH	High Level Output Voltage	I/O Pins, $I_{OL} = -V_{DD}x1mA$ $V_{DD} = 5.0V$	0.6xV <sub>DD</sub>			٧
lı. Im	Input Leakage Current	I/O Pins, <sup>(1)</sup>		0.1	1.0	μА
R <sub>PU</sub>	Pull-up Resistor	I/O Pins V <sub>IN</sub> = 0V, V <sub>DD</sub> = 5.0V	50	100	200	ΚΩ

Note 1. Pull-up resistor off

### **SPI ELECTRICAL CHARACTERISTICS**

(T<sub>A</sub> = -40 to +85°C unless otherwise specified, V<sub>DD</sub>=5.0V)

Symbol	Parameter	Test Conditions	Value Min. Typ. Max.		Unit	
- Cymbor	i didiliotei	rest donardons		Max.		
FcL	Clock Frequency	applied on PB5/SCL			1	MHz
tsu	Set-up Time	applied on PB6/Sin		50		ns
th	Hold Time	applied on PB6/Sin	·	100		ns

### A/D CONVERTER CHARACTERISTICS

 $(T_A = -40 \text{ to } +85^{\circ}\text{C} \text{ unless otherwise specified})$ 

Symbol	Parameter	Test Conditions		Value		Unit
Symbol	Fai ai lielei	rest Conditions	Min.	Тур.	Max.	O int
Res	Resolution (3)			8		Bit
Атот	Total Accuracy (3)	fosc > 1.2 MHz fosc > 32kHz			± 2 ±4	LSB
tc <sup>(1)</sup>	Conversion Time	f <sub>OSC</sub> = 8MHz		70		μs
V <sub>AN</sub>	Conversion Range	·	V <sub>SS</sub>		V <sub>DD</sub>	٧
ZIR	Zero Input Reading	Conversion result when V <sub>IN</sub> = V <sub>SS</sub>	00			Hex
FSR	Full Scale Reading	Conversion result when V <sub>IN</sub> = V <sub>DD</sub>			FF	Hex
ADı	Analog Input Current During Conversion	V <sub>DD</sub> = 4.5V			1.0	μА
ACin <sup>(2)</sup>	Analog Input Capacitance			2	5	pF
ASI	Analog Source Impedance (4)				30	kΩ

With oscillator frequencies less than 1MHz, the A/D Converter accuracy is decreased.

Excluding Pad Capacitance Noise at V<sub>DD</sub>, V<sub>SS</sub> ≤ 10m

Noise at VDD, VSS ≤ 10m

A value higher than 30kΩ may disturb the conversion if the ADC is switched between different I/O pins connected to the Converter. The reason is that the ADC input capacitance (10pF) has to be charged before the beginning of the conversion. If the serial input impedance is high, the stabilisation time of the input voltage is non-negligible versus the total conversion time.

If the input impedance is higher than 30kΩ a small decoupling capacitance can be added to the ADCin pins, and a short delay can be in-

troduced by software, between the I/O switching and the beginning of the conversion.

If the ADC is always connected to the same I/O pin, the ADC input capacitance is always loaded and the serial impedance can be higher. Its maximum value has just to be small enough not to disturb the input voltage during the conversion (1nA each 3µs through the I/O duing the conversion).

### **TIMER 1 CHARACTERISTICS**

(T<sub>A</sub> = -40 to +85°C unless otherwise specified)

Symbol	Parameter	Test Conditions	Value			Unit
	raidilletei	rest conditions	Min.	Тур.	Max.	Oint
tres	Resolution		12 fosc			s
fin	Input Frequency on PA4/TIM1 Pin				fosc 8	MHz
tw	Pulse Width at PA4/TIM1 Pin	V <sub>DD</sub> = 3.0V V <sub>DD</sub> ≥ 4.5V	1 125			μs ns

### LCD ELECTRICAL CHARACTERISTICS


(T<sub>A</sub> = -40 to +85°C unless otherwise specified)

Symbol	Parameter	Test Conditions	Value			Unit
			Min.	Тур.	Max.	Oille
fFR	Frame Frequency	fosc = 1, 2, 4, 8 MHz	64		512	Hz
Vos	DC Offset Voltage <sup>(1)</sup>	V <sub>LCD</sub> = V <sub>DD</sub> , no load			50	mV
Vон	COM High Level, Output Voltage	I = 100μA, V <sub>LCD =</sub> 5V	4.5			٧
V <sub>OL</sub>	COM Low Level, Output Voltage	I = 100μA, V <sub>LCD =</sub> 5V	\$		0.5	٧
Vон	SEG High Level, Output Voltage	I = 50μA, V <sub>LCD =</sub> 5V	4.5			٧
V <sub>OL</sub>	SEG Low Level, Output Voltage	I = 50μA, V <sub>LCD =</sub> 5V			0.5	٧
V <sub>LCD</sub>	Display Voltage		3		10	V

Note 1. The DC offset voltage refers to all segment and common outputs. It is the difference between the measured voltage value and nominal value for every voltage level. Ri of voltage meter must be greater than or equal to  $10M\Omega$ .

### **PACKAGE MECHANICAL DATA**

Figure 3. ST6285 80 Pin Plastic Quad Flat Package



97/109

### **ORDERING INFORMATION**

The following chapter deals with the procedure for transfer the Program/Data ROM codes to SGS-THOMSON.

Communication of the ROM Codes. To communicate the contents of Program/Data ROM memories to SGS-THOMSON, the customer has to send:

 one file in INTEL INTELLEC 8/MDS FORMAT (in an MS-DOS 5" diskette) for the PROGRAM Memory

- one file in INTEL INTELLEC 8/MDS FORMAT (in a MS-DOS 5" diskette) for the EEPROM initial content (this file is optional)
- a filled Option List form as described in the OPTION LIST paragraph.

The program ROM should respect the ROM Memory Map as in the following table.

The ROM code must be generated with ST6 assembler. Before programming the EPROM, the buffer of the EPROM programmer must be filled with FFh.

### **ROM Memory MAP**

ROM Page	Device Address	Description
Page 0	0000h-007Fh 0080h-07FFh	Reserved User ROM
Page 1 "STATIC"	0800h-0F9Fh 0FA0h-0FEFh 0FF0h-0FF7h 0FF8h-0FFBh 0FFCh-0FFDh 0FFEh-0FFFh	User ROM Reserved Interrupt Vectors Reserved NMI Vector Reset Vector
Page 2	0000h-000Fh 0010h-07FFh	Reserved User ROM
Page 3	0000h-000Fh 0010h-07FFh	Reserved User ROM

Note: EPROM addresses are related to the ROM file to be processed.

### **Listing Generation & Verification.**

When SGS-THOMSON receives the Codes, they are compared and a computer listing is generated from them. This listing refers exactly to the mask that will be used to produce the microcontroller. Then the listing is returned to the customer that must thoroughly check, complete, sign and return it to SGS-

THOMSON. The signed list constitutes a part of the contractual agreement for the creation of the customer mask. SGS-THOMSON sales organization will provide detailed information on contractual points.

### **ORDERING INFORMATION TABLE**

Sales Types	Temperature Range	Package
ST6285Q1/XX	0 to + 70°C	PQFP80
ST6285Q6/XX	-40 to + 85°C	PQFP80

Note: "XX" is the ROM code identifier allocated by SGS-THOMSON after receipt of all required options and the related ROM file.

ST6285 MICROCONTROLLER OPTION LIST
Customer
Contact
SGS-THOMSON Microelectronics references Device [ ] ST6285
Package [ ] Plastic Quad Flat Package
Temperature Range [ ] 0°C to + 70°C
Special Marking [ ] No [ ] Yes "" Authorized characters are Letters, digits, '.', '-', '/' and spaces only. For special marking one line with 10 characters maximum is possible.
Power supply: [ ] Standard (4.5V to 6V)
Comments: - Number of LCD segments used: - Number of LCD backplanes used: - Multiplexing rate:
Note:
Signature
Date

**NOTES:**