

ST62E40 ST62T40

8-BIT OTP/EPROM HCMOS MCUs WITH LCD DRIVER, EEPROM AND A/D CONVERTER

- 3 to 6V supply operating range
- 8.4MHz Maximum Clock Frequency
- Run, Wait & Stop Modes
- 5 different interrupt vectors
- Look-up table capability in EPROM

■ User EPROM: 7948 bytes
Data RAM: 192 bytes
LCD RAM: 24 bytes
EEPROM: 128 bytes

- PQFP80 and CQFP80-W packages
- 16 fully software programmable I/O as:
 - Input with/without pull-up resistor
 - Input with interrupt generation
 - Open-Drain or Push-pull outputs
 - Analog Inputs (12 pins)
- 4 I/O lines can sink up to 20mA for direct LED or TRIAC driving and have SPI alternate functions
- Two 8-bit counters and 7-bit programmable prescalers (Timer 1 and 2)
- Software or hardware activated digital watchdog
- 8-bit A/D converter with up to 12 analog inputs
- 8-bit synchronous serial peripheral interface (SPI)
- LCD driver with 45 segment outputs, 4 backplane outputs and selectable duty cycle for up to 180 LCD segments direct driving
- 32kHz oscillator for stand-by LCD operation
- Power Supply Supervisor (PSS)
- One external not maskable interrupt
- 9 powerful addressing modes
- The accumulator, the X, Y, V & W registers, the port and peripherals data & control registers are addressed in the data space as RAM locations.
- The ST62E40 is the EPROM version, ST62T40 is the OTP version, fully compatible with ST6240 ROM version.





Figure 1. 80 Pin Quad Flat Pack (QFP) Package Pinout



ST62E40/T40 Pin Description

Pin number	Pin name	Pin number	Pin name	Pin number	Pin name	Pin number	Pin name
1	S43	25	RESET	64	S26	65	S27
2	S44	26	OSCout	63	S25	66	S28
3	S45	27	OSCin	62	S24	67	S29
4	S46	28	WDON	61	S23	68	S30
5	S47	29	NMI	60	S22	69	S31
6	S48	30	TIMER	59	S21	70	S32
7	COM4	31	PB7/Sout (1)	58	S20	71	S33
8	СОМЗ	32	PB6/Sin (1)	57	S19	72	S34
9	COM2	33	PB5/SCL (1)	56	S18	73	S35
10	COM1	34	PB4 ⁽¹⁾	55	S17	74	S36
11	VLCD1/3	35	PB3/Ain	54	S16	75	S37
12	VLCD2/3	36	PB2/Ain	53	S15	76	S38
13	VLCD	37	PB1/Ain	52	S14	77	S39
14	PA7/Ain	38	PB0/Ain	51	S13	78	S40
15	PA6/Ain	39	OSC32out	50	S12	79	S41
16	PA5/Ain	40	OSC32in	49	S11	80	S42
17	PA4/Ain			48	S10		
18	TEST/V _{PP}			47	S9		
19	PA3/Ain			46	S8		
20	PA2/Ain			45	S7		
21	PA1/Ain			44	S6	1	
22	PA0/Ain			43	S5		
23	V_{DD}			42	S4		
24	V _{SS}			41	PSS		


Note 1: 20mA Sink

GENERAL DESCRIPTION

The ST62E40,T40 microcontrollers are members of the 8-bit HCMOS ST62xx family, a series of devices oriented to low-medium complexity applications. They are the EPROM/OTP versions of the ST6240 ROM device and are suitable for product prototyping and low volume production. All ST62xx members are based on a building block approach: a common core is associated with a combination of on-chip peripherals (macrocells). The macrocells of the ST6240 family are: a high performance LCD controller/driver with 45 segment outputs and 4 backplanes able to drive up to 180 segments, two

Timer peripherals each including an 8-bit counter with a 7-bit software programmable prescaler (Timer), the digital watchdog timer (DWD), an 8-bit A/D Converter with up to 12 analog inputs, a Power Supply Supervisor and an 8-bit synchronous Serial Peripheral Interface (SPI). In addition these devices offer 128 bytes of EEPROM for storage of non volatile data. Thanks to these peripherals the ST6240 family is well suited for general purpose, automotive, security, appliance and industrial applications.

Figure 2. ST62E40 Block Diagram



Note: Ain = Analog Input

PIN DESCRIPTION

 V_{DD} and V_{SS} . Power is supplied to the MCU using these two pins. V_{DD} is power and V_{SS} is the ground connection.

OSCin and OSCout. These pins are internally connected with the on-chip oscillator circuit. A quartz crystal or a ceramic resonator can be connected between these two pins in order to allow the correct operation of the MCU with various stability/cost trade-offs. OSCin is the input pin, OSCout is the output pin. An external clock signal can be applied to OSCin.

RESET. The active low RESET pin is used to restart the microcontroller at the beginning of its program. The RESET pin is provided with an on-chip pull-up resistor and schmitt trigger input characteristics.

TEST/VPP. The TEST must be held at V_{SS} for normal operation (an internal pull-down resistor selects normal operating mode if TEST pin is not connected).

NMI. The NMI pin provides the capability for asynchronous applying an external top priority interrupt to the MCU. This pin is falling edge sensitive. The NMI pin is provided with an on-chip pull-up resistor and schmitt trigger input characteristics.

TIMER. This is the TIMER 1 I/O pin. In input mode it is connected to the prescaler and acts as external timer clock or as control gate for the internal timer clock. In the output mode the TIMER pin outputs the data bit when a time-out occurs.

WDON. This pin selects the watchdog enabling option (hardware or software). A low level selects the hardware activated option (the watchdog is always active), a high level selects the software activated option (the watchdog can be activated by software, deactivated only by reset, thus enabling STOP mode). An internal pull-up resistance selects the software watchdog option if the WDON pin is not connected.

PA0-PA7. These 8 lines are organized as one I/O port (A). Each line may be configured under software control as an input with or without pull-up resistor, interrupt generating input with pull-up resistor, open-drain or push-pull output or as analog input for the A/D converter. Port A has a 5mA drive capability in output mode.

PB0-PB3,PB4-PB7. These 8 lines are organized as one I/O port (B). Each line may be configured under software control as an input with or without internal pull-up resistor, interrupt generating input with pull-up resistor, open-drain or push-pull output. PB0-PB3 can be programmed as analog inputs for the A/D converter while PB4-PB7 can also sink 20mA for direct LED driving. PB5-PB7 can also be used as respectively Clock, Data in and Data out pins for the on-chip SPI to carry the synchronous serial I/O signals.

COM1-COM4. These four pins are the LCD peripheral common outputs. They are the outputs of the on-chip backplane voltage generator which is used for multiplexing the 45 LCD lines allowing up to 180 segments to be driven.

S4-S48. These pins are the 45 LCD peripheral driver outputs of ST6240. Segments S1-S3 are not connected to any pin.

VLCD. Display voltage supply. It determines the high voltage level on COM1-COM4 and S4-S48 pins.

VLCD1/3, VLCD2/3. Display supply voltage inputs for determining the display voltage levels on COM1-COM4 and S4-S48 pins during multiplex operation.

PSS. This is the Power Supply Supervisor sensing pin. When the voltage applied to this pin is falling below a software programmed value the highest priority (NMI) interrupt can be generated. This pin has to be connected to the voltage to be supervised.

OSC32in and OSC32out. These pins are internally connected with the on-chip 32kHz oscillator circuit. A 32.768kHz quartz crystal can be connected between these two pins if it is necessary to provide the LCD stand-by clock and real time interrupt. OSC32in is the input pin, OSC32out is the output pin.

ST62E40,T40 EPROM/OTP DESCRIPTION

The ST62E40 is the EPROM version of the ST6240 ROM product. It is intended for use during the development of an application, and for pre-production and small volume production. The ST62T40 OTP has the same characteristics. Both include EPROM memory instead of the ROM memory of the ST6240, and so the program and constants of the program can be easily modified by the user with the ST62E40 EPROM programming board from SGS-THOMSON.

From a user point of view (with the following exception) the ST62E40,T40 products have exactly the same software and hardware features of the ROM version. An additional mode is used to configure the part for programming of the EPROM, this is set by a +12.5V voltage applied to the TEST/VPP pin. The programming of the ST62E40,T40 is described in the User Manual of the EPROM Programming board.

On the ST62E40, all the 8192 bytes of PROGRAM memory are available for the user, as all the EPROM memory can be erased by exposure to UV light. On the ST62T40 (OTP) device) a reserved area for test purposes exists, as for the ST6240 ROM device. In order to avoid any discrepancy between program functionality when using the EPROM, OTP and ROM it is recommended not to use these reserved areas, even when using the ST62E40.

Other than this exception, the ST62E40,T40 parts are fully compatible with the ROM ST6240 equivalent, this datasheet thus provides only information specific to the EPROM based devices.

THE READER IS ASKED TO REFER TO THE DATASHEET OF THE ST6240 ROM-BASED DE-VICE FOR FURTHER DETAILS.

EPROM ERASING

The EPROM of the windowed package of the ST62E40 may be erased by exposure to Ultra Violet light.

The erasure characteristic of the ST62E40 EPROM is such that erasure begins when the memory is exposed to light with wave lengths shorter than approximately 4000Å. It should be noted that sunlight and some types of fluorescent lamps have wavelengths in the range 3000-4000Å. It is thus recommended that the window of the ST62E40 package be covered by an opaque label to prevent unintentional erasure problems when testing the application in such an environment.

The recommended erasure procedure of the ST62E40 EPROM is exposure to short wave ultraviolet light which has wavelength 2537Å. The integrated dose (i.e. UV intensity x exposure time) for erasure should be a minimum of 15 W-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with 12000μW/cm² power rating. The ST62E40 should be placed within 2.5 cm (1 inch) of the lamp tubes during erasure.

ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

This product contains devices to protect the inputs against damage due to high static voltages, however it is advised to take normal precaution to avoid application of any voltage higher than maximum rated voltages.

For proper operation it is recommended that V_I and V_O must be higher than V_{SS} and smaller than V_{DD} . Reliability is enhanced if unused inputs are connected to an appropriated logic voltage level (V_{DD} or V_{SS}).

Power Considerations. The average chip-junction temperature, Tj, in Celsius can be obtained from:

Tj =	T _A + PD x RthJA
Where: $T_A =$	Ambient Temperature.
	Package thermal resistance
	(junction-to ambient).
PD = .	Pint + Pport.
Pint = .	$I_{DD} \times V_{DD}$ (chip internal power).
	Port power dissipation
	(determinated by the user).

Symbol	Parameter	Value	Unit
V _{DD}	Supply Voltage	-0.3 to 7.0	V
V _{LCD}	Display Voltage	-0.3 to 11.0	V
Vı	Input Voltage	V _{SS} - 0.3 to V _{DD} + 0.3	V
Vo	Output Voltage	V _{SS} - 0.3 to V _{DD} + 0.3	V
lo	Current Drain per Pin Excluding V _{DD} & V _{SS}	± 10	mA
IV _{DD}	Total Current into V _{DD} (source)	50	mA
IVss	Total Current out of V _{SS} (sink)	50	mA
Tj	Junction Temperature	150	°C
T _{STG}	Storage Temperature	-60 to 150	°C

Note: Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

THERMAL CHARACTERISTIC

Symbol	Parameter	Test Conditions		Unit		
		Tool Containons	Min.	Тур.	Max.	Onit
RthJA	Thermal Resistance	PQFP80 CQFP80-W		70		°C/W

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Test Condition s		Unit		
	- diameter	rest conditions	Min.	Oilit		
T _A	Operating Temperature	1 Suffix Version 6 Suffix Version	0 -40		70 85	°C
V_{DD}	Operating Supply Voltage		3		6	٧
V _{LCD}	Display Voltage		3	<u> </u>	10	٧

RECOMMENDED OPERATING CONDITIONS (Continued)

Symbol	Parameter	Test Conditions		Unit		
	i arameter	rest Conditions	Min.	Тур.	Max.	Unit
V _{RM}	RAM Retention Voltage		2			V
fosc	Oscillator Frequency (1)(4)	$V_{DD} \ge 4.5V$ $V_{DD} \ge 3V$	0.01 0.01		8.388 2	MHz
I _{INJ+}	Pin Injection Current (positive) Digital Input ⁽²⁾ Analog Input ⁽³⁾	V _{DD} = 4.5 to 5.5V			+5	mA
I _{INJ} .	Pin Injection Current (negative) Digital Input ⁽²⁾ Analog Input	V _{DD} = 4.5 to 5.5V			-5	mA

Notes:

- 1. An oscillator frequency above 1MHz is recommanded for reliable A/D results.
- A current of ± 5mA can be forced on each pin of the digital section without affecting the functional behaviour of the device. For a positive
 current injected into one pin, a part of this current (~ 10%) can be expected to flow from the neighbouring pins. A current of -5mA can be
 forced on one input of the analog section at a time (or -2.5mA for all inputs at a time) without affecting the conversion.
- If a total current of +1mA is flowing into the single analog channel or if the total current flowing into all the analog inputs is of 1mA, all the conversion is resulting shifted of +1LSB. If a total positive current of +5mA is flowing into the single analog channel or if the total current flowing into all the analog inputs is of 5mA, all the conversion is resulting shifted of +2LSB.
- 4. Operation below 0.01 MHz is possible but requires increased supply current.

EEPROM INFORMATION

The ST62xx EEPROM single poly process has been specially developed to achieve 300.000 Write/Erase cycles and a 10 years data retention.

DC ELECTRICAL CHARACTERISTICS

 $(T_A = -40 \text{ to } +85^{\circ}\text{C unless otherwise specified})$

Symbol	Parameter	Test Conditions			Unit	
		Tool Conditions	Min.	Тур.	Max.	Oill
VIL	Input Low Level Voltage	RESET, NMI, TIMER, WDON Pin			0.3V _{DD}	٧
	-	TIMER	0.80V _{DD}			٧
ViH	Input High Level Voltage	RESET, NMI, WDON Pin	0.70V _{DD}			٧
1 _{1L} 1 _{1H}	Input Leakage Current	RESET Pin $V_{DD} = 5V$ $V_{IN} = V_{DD}$ (1) $V_{IN} = V_{DD}$ (2) $V_{IN} = V_{SS}$ (5)			10 1 50	μΑ mA μΑ
V _{OL}	Low Level Output Voltage	TIMER, I _{OL} = 5.0mA		·	0.2V _{DD}	٧
V _{OH}	High Level Output Voltage	TIMER, I _{OL} = -5.0mA	0.65V _{DD}			٧

Notes on next page



DC ELECTRICAL CHARACTERISTICS (Continued)

Symbol	Parameter	Test Conditions		Value		Unit
			Min.	Тур.	Max.	Unit
R _{PU}	Pull-up Resistor	V _{IN} =0V V _{DD} =5V WDON - NMI	40	100	200	kΩ
		RESET	200	300	500	kΩ
I _{IL} I _{IH}	Input Leakage Current	TIMER V _{IN} = V _{DD} or V _{SS}		0.1	1.0	μА
l _{IL} Im	Input Leakage Current	NMI VDD = 5.0V V _{IN} = V _{SS} ⁽⁵⁾ V _{IN} = V _{DD}			100 1.0	μА
liL liH	Input Leakage Current	WDON VDD = 5V V _{IN} = V _{SS} ⁽⁵⁾ V _{IN} = V _{DD}			100 1.0	μА
	Supply Current RUN Mode	f _{OSC} = 8MHz, I _{LOAD} = 0mA V _{DD} = 5.5V		4	7	mA
I _{DD}	Supply Current WAIT Mode (4)	f _{OSC} = 8MHz, I _{LOAD} = 0mA V _{DD} = 5.0V		1	2	mA
	Supply Current RESET Mode	f _{OSC} = 8MHz, V _{RESET} = V _{SS}		1	7	mA
	Supply Current STOP Mode (3)(4)	I _{LOAD} = 0mA V _{DD} = 5.5V		1	10	μА


- 1. No Watchdog Reset activated.
- 2. Reset generated by Watchdog.
- 3. When the watchdog function is activated the STOP instruction is deactivated. WAIT instruction is automatically executed.
- 4. All on-chip peripherals in OFF state
- 5. Pull-up resistor

AC ELECTRICAL CHARACTERISTICS

 $(T_A = -40 \text{ to } +85^{\circ}\text{C unless otherwise specified})$

Symbol	Parameter	Test Condition s		Value		11
Cymbol	r arameter	rest Conditions	Min.	Тур.	Max.	Unit
fosc	Oscillator Frequency (2)	$V_{DD} \ge 4.5V$ $V_{DD} \ge 3V$	0.01		8.388 2	MHz
tsu	Oscillator Start-up Time	C _{L1} = C _{L2} = 22pF - crystal		5	20	
t _{SR}	Supply Rise Time	10% to 90%	0.01		100	ms
trec	Supply Recovery Time (1)		100			
Tw	Minimum Pulse Width	NMI Pin V _{DD} = 5V	100			ns
		RESET Pin	100			ns
T _{WEE}	EEPROM Write Time	T _A = 25°C One Byte T _A = 85°C One Byte		5 15	10 25	ms
Endurance	EEPROM WRITE/ERASE Cycles	Q _A L _{OT} Acceptance Criteria	300.000	> 1 million		cycles
Retention	EEPROM Data Retention	T _A = 55℃	10			years
C _{IN}	Input Capacitance	All Inputs Pins			10	pF
Соит	Output Capacitance	All Outputs Pins			10	pF

- 1. Period for which VDD has to be connected or at 0V to allow internal Reset function at next power-up.
- 2. Operation below 0.01 MHz is possible but requires increased supply current.



I/O PORTS

 $(T_A = -40 \text{ to } +85^{\circ}\text{C unless otherwise specified})$

Symbol	Parameter	Test Condition s		Value		Unit
Syllibol	Parameter	rest Condition's	Min.	Тур.	Max.	Unit
V _{IL}	Input Low Level Voltage	I/O Pins			0.3V _{DD}	٧
V _{IH}	Input High Level Voltage	I/O Pins	0.7V _{DD}			V
		I/O Pins, I _O = 10μA (sink)			0.1	٧
	Low Level Output Voltage	$1/O$ Pins, $I_{OL} = V_{DD}x1mA$ $V_{DD} = 4.5$ to $6V$			0.16xV _{DD}	٧
		I/O Pins, $I_{OL} = 1.6$ mA $V_{DD} = 3$ V			0.4	٧
V _{OL}		I/O Pins, $I_{OL} = V_{DD}x2mA$ $V_{DD} = 4.5 \text{ to } 6V$			0.16xV _{DD}	٧
	Low Level Output Voltage,	I/O Pins, $I_{OL} = 3.2mA$ $V_{DD} = 3V$			0.4	V
	PB4-PB7 Only	I/O Pins, $I_{OL} = V_{DD}x4mA$ $V_{DD} = 4.5 \text{ to } 6V$			0.26xV _{DD}	٧
		I/O Pins, $I_{OL} = 6.4$ mA $V_{DD} = 3V$			0.8	٧
V _{OH}	High Level Output Voltage	I/O Pins, I _O = -10μA (source)	V _{DD} -0.1			٧
VOH	g 20401 Output Voltage	I/O Pins, $I_{OL} = -V_{DD}x1mA$ $V_{DD} = 5.0V$	0.6xV _{DD}			٧
I _{IL} I _{IH}	Input Leakage Current	I/O Pins, ⁽¹⁾		0.1	1.0	μА
R _{PU}	Pull-up Resistor	I/O Pins V _{IN} = 0V, V _{DD} = 5.0V	40	100	200	kΩ

Note 1. Pull-up resistor off

SPI ELECTRICAL CHARACTERISTICS

 $(V_{DD} = 5.0 \text{ V}, T_A = -40 \text{ to } +85^{\circ}\text{C} \text{ unless otherwhise specified})$

Symbol	Parameter	Test Conditions		Unit		
		Tool Containing	Min.	Тур.	Max.	
FcL	Clock Frequency	applied on PB5/SCL			1	MHz
tsu	Set-up Time	applied on PB6/Sin		50		ns
t _h	Hold Time	applied on PB6/Sin		100		ns

A/D CONVERTER CHARACTERISTICS

(T_A = -40 to +85°C unless otherwise specified)

Symbol	Parameter	Test Conditions		Value		Unit
	i arameter	rest conditions	Min.	Тур.	Max.	Unit
Res	Resolution (3)			8		Bit
A _{TOT}	Total Accuracy (3)	fosc > 1.2 MHz fosc > 32kHz			± 2 ±4	LSB
tc ⁽¹⁾	Conversion Time	fosc = 8MHz		70		μs
V _{AN}	Conversion Range		V _{SS}		V _{DD}	V
ZIR	Zero Input Reading	Conversion result when $V_{IN} = V_{SS}$	00			Hex
FSR	Full Scale Reading	Conversion result when $V_{IN} = V_{DD}$			FF	Hex
ADı	Analog Input Current During Conversion	V _{DD} = 4.5V			1.0	μА
AC _{IN} ⁽²⁾	Analog Input Capacitance			2	5	pF
ASI	Analog Source Impedance			-	30	kΩ
SSI	Analog Reference Supply Impedence				2	kΩ

^{1.} With oscillator frequencies less than 1MHz, the A/D Converter accuracy is decreased.

^{2.} Excluding Pad Capacitance

^{3.} Noise at V_{DD} , $V_{SS} \le 10 \text{mV}$

TIMER CHARACTERISTICS

(T_A = -40 to +85°C unless otherwise specified)

Symbol	Parameter	Test Conditions	Value			Unit
			Min.	Тур.	Max.	Onit
tnes	Resolution		$\frac{12}{f_{OSC}}$			second
fin	Input Frequency on TIMER Pin				fosc 8	MHz
tw	Pulse Width at TIMER Pin	$V_{DD} \ge 3V$ $V_{DD} \ge 4.5V$	1 125			μs ns

PSS ELECTRICAL CHARACTERISTICS

(T_A = -40 to +85°C unless otherwhise specified)

Symbol	Parameter	Test Conditions	Value			Unit
			Min.	Тур.	Max.	Oilit
V _{PSS}	PSS pin Input Voltage		V _{SS}		V _{DD}	٧
I _{PSS}	PSS pin Input Current	PSS RUN PSS STOP V _{PSS} = 5V, T _A = 25°C			350 1	μΑ

LCD ELECTRICAL CHARACTERISTICS


 $(T_A = -40 \text{ to } +85^{\circ}\text{C unless otherwise specified})$

Symbol	Parameter	Test Conditions	Value			Unit
			Min.	Тур.	Max.	Offic
fFR	Frame Frequency	1/4 Duty f _{OSC} = 1, 2, 4, 8MHz	16		128	Hz
Vos	DC Offset Voltage ⁽¹⁾	V _{LCD} = V _{DD} , no load			50	mV
V _{OH}	COM High Level, Output Voltage	I = 100μΑ V _{LCD} = 5V	4.5V		!	٧
V _{OL}	COM Low Level, Output Voltage	I = 100μΑ V _{LCD} = 5V			0.5V	٧
Voh	SEG High Level, Output Voltage	l = 50μΑ V _{LCD} = 5V	4.5V			٧
V _{OL}	SEG Low Level, Output Voltage	I = 50μΑ V _{LCD} = 5V			0.5V	V
V _{LCD}	Display Voltage	Note 2	3		10	٧

- 1. The DC offset voltage refers to all segment and common outputs. It is the difference between the measured voltage value and nominal value for every voltage level. Ri of voltage meter must be greater than or equal to $100M\Omega$.
- 2. An external resistances network is required when $V_{\text{LCD}} \leq 4.5 V$.

PACKAGE MECHANICAL DATA

Figure 3. ST62E40 80 Pin Ceramic Quad Flat Package with Window



ORDERING INFORMATION TABLE

Sales Types	Temperature Range	Package		
ST62E40G1	tested at 25°C only	CQFP80-W		
ST62T40Q6	-40 to + 85°C	PQFP80		