

21014 1M (262,144 x 4) DYNAMIC RAM WITH FAST PAGE MODE

Performance Range

Symbol	Parameter	Parameter 21014-07		Units
tRAC	Access Time from RAS	70	80	ns
tCAC	Access Time from CAS 20 25		25	ns
t _{RC}	Read Cycle Time	130	160	ns

- Fast Page Mode Operation
- CAS before RAS refresh capability
- Common I/O Using "Early Write"
- Single 5V ± 10% Power Supply
- **■** 512 Cycles/8 ms Refresh
- Available in Plastic DIP (P) and SOJ (T) Packages

Intel's 21014 is a CMOS high speed 262,144 x 4 dynamic RAM optimized for high performance applications such as mainframes, graphics and microprocessor systems.

The 21014 features Fast Page Mode operation which allows high speed random access of memory cells within the same row.

CAS before RAS refresh capability provides on-chip auto refresh as an alternative to RAS only refresh. All Inputs, Outputs and Clocks are fully CMOS and TTL compatible.





Figure 1. Block Diagram

August 1991 Order Number: 240512-005

240512-1

PIN CONFIGURATIONS



PIN DESCRIPTIONS

Pin Name	Pin Function						
A ₀ -A ₈	Address Inputs						
RAS	Row Address Strobe						
CAS	Column Address Strobe						
₩	Read/Write Input						
ŌĒ	Data Output Enable						
DQ ₁ ~DQ ₄	Data In/Data Out						
V _{CC}	Power (+5V)						
V _{SS}	Ground						
N.C.	No Connection						
N.L.	No Lead						



ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to V _{SS} (V _{IN} , V _{OUT})1V to +7.0V
Voltage on Power Supply Relative to V _{SS} (V _{CC}) 1V to +7.0V
Storage Temperature (T _{stg}) 55°C to + 125°C
Power Dissipation (PD)600 mW
Short Circuit Output Current (IOS)50 mA

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Voltage referenced to V_{SS}, T_A = 0°C to 70°C

Symbol	Parameter	Min	Тур	yp Max	
V _{CC}	Supply Voltage	4.5	5.0	5.5	٧
V _{SS}	Ground	0	0	0	٧
V _{IH}	Input High Voltage	2.4	_	V _{CC} + 1	V
VIL	Input Low Voltage	-1.0	_	0.8	٧

NOTES:

- 1. V_{IL} (min) = 1.0V for continuous DC level.
- 2. V_{IL} (min) = 2.0V for pulse width < 20 ns.

CAPACITANCE TA = 25°C

Symbol	Parameter	Min	Max	Unit
C _{IN1}	Input Capacitance (A ₀ -A ₈)		6	pF
C _{IN2}	Input Capacitance (RAS, CAS, W, OE)	_	7	pF
COUT	Output Capacitance (DQ1-DQ4)	-	7	pF

DC AND OPERATING CHARACTERISTICS

Recommended operating conditions unless otherwise noted

Symbol	Parameter	Speed	Min	Max	Units
I _{CC1}	Operating Current (RAS and CAS Cycling @ t _{RC} = Min)	-07 -08	_	80 70	mA mA
1 _{CC2}	Standby Current (TTL Power Supply Current)		_	2	mA
lcc3	RAS Only Refresh Current (CAS = V _{IH} , RAS Cycling @ t _{RC} = Min)	-07 -08	_	80 70	mA mA
ICC4	Fast Page Mode Current (RAS = V _{IL} , CAS Cycling @t _{PC} = Min)	-07 -08	[· =	65 55	mA mA
I _{CC5}	Standby Current (CMOS Power Supply Current)			1	mA

DC AND OPERATING CHARACTERISTICS (Continued)

Recommended operating conditions unless otherwise noted

Symbol	Parameter	Speed	Min	Max	Units
ICC6	CAS-before-RAS Refresh Current (RAS and CAS Cycling @ t _{RC} = Min)	-07 -08	_	80 70	mA mA
lıL	Input Leakage Current (Any Input $0 \le V_{IN} \le 6.5V$ All Other Pins = $0V$)		-10	10	μΑ
loL	Output Leakage Current (Data Out is Disabled and $0 \le V_{OUT} \le 5.5V$)		-10	10	μΑ
V _{OH}	Output High Voltage Level (I _{OH} = -5 mA)		2.4	_	V
V _{OL}	Output Low Voltage Level (I _{OL} = 4.2 mA)		_	0.4	٧

NOTE:

I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as average current.

AC CHARACTERISTICS(1, 2, 3)

 $T_A = 0^{\circ}C$ to $70^{\circ}C$. $V_{CC} = 5V \pm 10\%$

		2101	21014-07		21014-08		Notes
Symbol	Parameter	Min	Max	Min	Max	Units	HOISE
t _{REF}	Time between Refresh		8		8	ms	
t _{RC}	Random R/W Cycle Time	130		160		ns	
tRWC	RMW Cycle Time	185		205		ns	
tRAC	Access Time from RAS		70	٠	80	ns	4,7
tCAC	Access Time from CAS		20		25	ns	5, 7
t _{AA}	Access Time from Column Address		35		40	ns	6, 7
tCLZ	CAS to Output in Low Z	0		0		ns	
toff	Output Buffer Turn-Off Delay Time	0	20	0	20	ns	8
t _T	Transition Time	3	50	3	50	ns	
t _{RP}	RAS Precharge Time	50		60		ns	
tRAS	RAS Pulse Width	70	10K	80	10K	ns	<u> </u>
tRSH	RAS Hold Time	20		20		ns	
tCRP	CAS to RAS Precharge Time	10		10		ns	ļ
tRCD	RAS to CAS Delay Time	20	50	25	60	ns	9, 10
tCAS	CAS Pulse Width	20	10K	25	10K	ns	
tcsh	CAS Hold Time	70		80		ns	



AC CHARACTERISTICS(1, 2, 3) (Continued)

 T_A = 0°C to 70°C, V_{CC} = 5V \pm 10%

Symbol	Parameter	210	21014-07		14-08		
Зушьог	Parameter	Min	Max	Min	Max	Units	Notes
t _{CPN}	CAS Precharge Time	10		10		ns	
t _{ASR}	Row Address Set-Up Time	0		0		ns	
t _{RAH}	Row Address Hold Time	10		15		ns	
tASC	Column Address Set-Up Time	0		0		ns	
t _{CAH}	Column Address Hold Time	15		20		ns	
t _{AR}	Column Address Time Referenced to RAS	55		65		ns	
t _{RAD}	RAS to Column Address Delay Time	15	35	20	40	ns .	11
t _{RAL}	Column Address to RAS Lead Time	35		40		ns	
t _{RCS}	Read Command Set-Up Time	0		0		ns	
t _{RRH}	Read Command Hold Time Referenced to RAS	10		10		ns	12
t _{RCH}	Read Command Hold Time Referenced to CAS	0		0		ns	12
twcs	Write Command Set-Up Time	0		0		ns	13
twch	Write Command Hold Time	15		15		ns	
twcR	Write Command Hold Time Referenced to RAS	55		65		ns	
t _{WP}	WE Pulse Width	15		20		ns	
t _{RWL}	Write Command to RAS Lead Time	20		20		ns	
t _{CWL}	Write Command to CAS Lead Time	20		20		ns	
t _{DS}	D _{IN} Set-Up Time	0		.0		ns	
t _{DH}	D _{IN} Hold Time	15		20		ns	
t _{DHR}	Data-In Hold Time Referenced to RAS	55		65		ns	
t _{RWD}	RAS to WE Delay Time	100		110		ns	13
tcwD	CAS to WE Delay Time	45		55		ns	13
t _{AWD}	Column Address to WE Delay Time	65	· · · · · · · · · · · · · · · · · · ·	70		ns	-
t _{RPC}	RAS Precharge Time to CAS Active Time	10		10		ns	
tCSR	CAS Set-Up Time for CAS before RAS Refresh	10		10		ns	

AC CHARACTERISTICS(1, 2, 3) (Continued)

 $T_A = 0^{\circ}C \text{ to } 70^{\circ}C \text{ Voc} = 5V \pm 10\%$

		21014-07		21014-08		I Imia-	Notes
Symbol	Parameter	Min	Max	Min	Max	ns ns ns ns ns ns ns	HOIGS
t _{CHR}	CAS Hold Time for CAS before RAS Refresh	30		30		ns	
t _{CPT}	Refresh Counter Test CAS Precharge Time	40		40		ns	
t _{ROH}	RAS Hold Time Referenced to OE	20		20		ns	
t _{OEA}	OE Access Time		20		20	ns	
t _{OED}	ŌĒ to Data Delay	20		20		ns	
toez	Output Buffer Turn Off Delay Time from OE	0	20	0	20	ns	
toeh	OE Command Hold Time	20		20		ns	

FAST PAGE MODE

		210	21014-07		21014-08		Notes
Symbol	Parameter	Min	Max	Min	Max	Units	HOLES
t _{PC}	Fast Page Mode Cycle Time	50		55		ns	
t _{PRWC}	Fast Page Mode RMW Cycle Time	100		105		ns	
tCPA	Access Time from CAS Precharge		45		45	ns	7, 14
t _{CP}	Fast Page Mode CAS Precharge Time	10		10		ns	
tRASP	RAS Pulse Width (Fast Page Mode)	70	100K	80	100K	ns	


NOTES:

- 1. An initial pause of 200 μ s is required after power-up followed by any 8 RAS-only cycles before proper device operation is achieved.
- 2. A.C. characteristics assume $t_T = 5$ ns.
- 3. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Also, transition times are measured between VIH (min) and VIL (max).
- Assumes that t_{RCD} ≤ t_{RCD} (max), t_{RAD} ≤ t_{RAD} (max). If t_{RCD} (or t_{RAD}) is greater than the maximum recommended value shown in this table t_{RAC} will be increased by the amount that t_{RCD} (or t_{RAD}) exceeds the value shown.
- 5. If $t_{RCD} \ge t_{RCD}$ (max), $t_{RAD} \ge t_{RAD}$ (max), and $t_{ASC} \ge t_{AA} t_{CAC} t_{T}$, access time is t_{CAC} . If $t_{RAD} \ge t_{RAD}$ (max) and $t_{ASC} \le t_{AA} t_{CAC} t_{T}$, access time is t_{CAC} . Measured with a load equivalent to two TTL loads and 100 pF.


- 8. t_{OFF} is specified that output buffer changes to high impedance state.
- 9. Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, access time is controlled exclusively by t_{CAC} or t_{AA}.
- 10. t_{RCD} (min) = t_{RAH} (min) + $2t_T$ + t_{ASC} (min).
- 11. Operation within the t_{RAD} (max) limit insures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, access time is exclusively controlled by t_{CAC} or t_{AA}.
- 12. Either tare or tach must be specified for a read cycle.
- 13. t_{WCS}, t_{CWD}, t_{RWD}, and t_{AWD} are non restrictive operating parameters. They are included in the Data Sheet as Electrical characteristics only.
- 14. t_{CPA} is access time from the selection of a new column address (that is caused by changing CAS from "L" to "H").

TIMING DIAGRAMS


READ CYCLE




WRITE CYCLE (EARLY WRITE)




WRITE CYCLE (OE CONTROLLED WRITE)




READ-MODIFY-WRITE




FAST PAGE MODE READ CYCLE



FAST PAGE MODE WRITE CYCLE




FAST PAGE MODE READ-MODIFY-WRITE




RAS-ONLY REFRESH CYCLE

Note: \overline{W} , $\overline{OE} = Don't care$




CAS-BEFORE-RAS REFRESH CYCLE


Note: \overline{W} , \overline{OE} , A = Don't care




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)





21014 OPERATION

Device Operation

The 21014 contains 1,048,576 memory locations organized as 262,144 four-bit words. Eighteen address bits are required to address a particular 4-bit word in the memory array. Since the 21014 has only 9 address input pins, time multiplexed addressing is used to input 9 row and 9 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe (RAS), the column address strobe (CAS) and the valid address inputs.

Operation of the 21014 begins by strobing in a valid row address with RAS while CAS remains high. Then the address on the 9 address input pins is changed from a row address to a column address and is strobed in by CAS. This is the beginning of any 21014 cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both RAS and CAS have returned to the high state. Another cycle can be initiated after RAS remains high long enough to satisfy the RAS precharge time (t_{RP}) requirement.

RAS and CAS Timing

The minimum RAS and CAS pulse widths are specified by t_{RAS} (min) and t_{CAS} (min) respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing RAS low, it must not be aborted prior to satisfying the minimum RAS and CAS pulse widths. In addition, a new cycle must not begin until the minimum RAS precharge time, t_{RP}, has been satisfied. Once a cycle begins, internal clocks and other circuits within the 21014 begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

Read

A read cycle is achieved by maintaining the write enable input (W) high during a RAS/CAS cycle. The access time is normally specified with respect to the falling edge of RAS. But the access time also depends on the falling edge of CAS and on the valid column address transition.

If $\overline{\text{CAS}}$ goes low before t_{RCD} (max) and if the column address is valid before t_{RAD} (max) then the access time to valid data is specified by t_{RAC} (min). However, if $\overline{\text{CAS}}$ goes low after t_{RCD} (max) or if the column

address becomes valid after t_{RAD} (max), access is specified by t_{CAC} or t_{AA} . In order to achieve the minimum access time, t_{RAC} (min), it is necessary to meet both t_{RCD} (max) and t_{RAD} (max).

The 21014 has common data I/O pins. For this reason an output enable control input (OE) has been provided so the output buffer can be precisely controlled. For data to appear at the outputs, OE must be low for the period of time defined by toea and toes.

Write

The 21014 can perform early write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between W, \overline{OE} and \overline{CAS} . In any type of write cycle data-in must be valid at or before the falling edge of \overline{W} or \overline{CAS} , whichever is later.

Early Write: An early write cycle is performed by bringing \overline{W} low before \overline{CAS} . The 4-bit wide data at the data input pins is written into the addressed memory cells. Throughout the early write cycle the outputs remain in the Hi-Z state. In the early write cycle the output buffers remain in the Hi-Z state regardless of the state of the \overline{OE} input.

Read-Modify-Write: In this cycle, valid data from the addressed cells appears at the outputs before and during the time that data is being written into the same cell locations. This cycle is achieved by bringing \overline{W} low after \overline{CAS} and meeting the data sheet read-modify-write timing requirements. This output enable input (\overline{OE}) must be low during the time defined by t_{OEA} and t_{DEZ} for data to appear at the outputs. If t_{CWD} and t_{RWD} are not met the output may contain invalid data. Conforming to the \overline{OE} timing requirements prevents bus contention on the 21014 DQ pins.

Data Output

The 21014 has tri-state output buffers which are controlled by \overline{CAS} and \overline{OE} . When either \overline{CAS} or \overline{OE} is high (V_{IH}) the outputs are in the high impedance (Hi-Z) state. In any cycle in which valid data appears at the output the output goes into the low impedance state in a time specified by t_{CLZ} after the falling edge of \overline{CAS} . Invalid data may be present at the output during the time after t_{CLZ} and before the valid data appears at the output. The timing parameters t_{CAC} , t_{RAC} and t_{AA} specify when the valid data will be present at the output. This is true even if a new \overline{RAS} cycle occurs (as in hidden refresh). Each of the 21014 operating cycles is listed below after the corresponding output state produced by the cycle.



Valid Output Data: Read, Read-Modify-Write, Hidden Refresh, Fast Page Mode Read, Fast Page Mode Read-Modify-Write.

High-Z Output State: Early Write, RAS-only Refresh, Fast Page Mode Write, CAS-only cycle.

Indeterminate Output State: Delayed Write (t_{CWD} or t_{RWD} are not met).

Refresh

The data in the 21014 is stored on a tiny capacitor within each memory cell. Due to leakage the data may leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 8 ms. Either a burst refresh or distributed refresh may be used. There are several ways to accomplish this.

RAS-Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high. This cycle must be repeated for each of the 512 row addresses, (A0-A8).

CAS-before-RAS Refresh: The 21014 has CAS-before-RAS on-chip refresh capability that eliminates the need for external refresh addresses. If CAS is held low for the specified set up time (t_{CSR}) before RAS goes low, the on-chip refresh circuitry is enabled. An internal refresh operation automatically occurs. The refresh address is supplied by the on-chip refresh address counter which is then internally incremented in preparation for the next CAS-before-RAS refresh cycle.

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and cycling RAS. The 21014 hidden refresh cycle is actually a CAS-before-RAS refresh cycle within an extended read cycle. The refresh row address is provided by the on-chip refresh address counter.

Other Refresh Methods: It is also possible to refresh the 21014 by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only or CAS-before-RAS refresh is the preferred method.

CAS-before-RAS Refresh Counter Test Cycle

A special timing sequence using the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh counter test cycle provides a convenient method of verifying the functionality of the $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh activated circuitry. The cycle begins as a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh operation. Then, if $\overline{\text{CAS}}$ is brought high and then low again while $\overline{\text{RAS}}$ is held low, the read and write operations are enabled. In this mode, the row address bits A_0 through A_8 are supplied by the on-chip refresh counter.

Fast Page Mode

Fast page mode provides high speed read, write or read-modify-write access to all memory cells within a selected row. These cycles may be mixed in any order. A fast page mode cycle begins with a normal cycle. Then, while FAS is kept low to maintain the row address, CAS is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

Power-Up

If $\overline{\text{RAS}} = \text{V}_{\text{SS}}$ during power-up, the 21014 could begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ track with V_{CC} during power-up or beheld at a valid V_{IH} in order to minimize the power-up current.

An initial pause of 200 µs is required after power-up followed by 8 initialization cycles before proper device operation is assured. Eight initialization cycles are also required after any 8 ms period in which there are no RAS cycles. An initialization cycle is any cycle in which RAS is cycled.

Termination

The lines from the TTL driver circuits to the 21014 inputs act like unterminated transmission lines resulting in significant positive and negative overshoots at the inputs. To minimize overshoot it is advisable to terminate the input lines and to keep them as short as possible. Although either series or parallel termination may be used, series termination is

generally recommended since it is simple and draws no additional power. It consists of a resistor in series with the input line placed close to the 21014 input pin. The optimum value depends on the board layout. It must be determined experimentally and is usually in the range of 20Ω to 40Ω .

Board Layout

It is important to lay out the power and ground lines on memory boards in such a way that switching transient effects are minimized. The recommended methods are gridded power and ground lines or separate power and ground planes. The power and ground lines act like transmission lines to the high frequency transients generated by DRAMs. The impedance is minimized if all the power supply traces to all the DRAMs run both horizontally and vertically and are connected at each intersection or better yet if power and ground planes are used.

Address and control lines should be as short as possible to avoid skew. In boards with many DRAMs these lines should fan out from a central point like a fork or comb rather than being connected in a serpentine pattern. Also the control logic should be centrally located on large memory boards to facilitate the shortest possible address and control lines to all the DRAMs.

Decoupling

The importance of proper decoupling can not be overemphasized. Excessive transient noise or voltage droop on the V_{CC} line can cause loss of data integrity (soft errors). It is recommended that the total combined voltage changes over time in the V_{CC} to V_{SS} voltage (measured at the device pins) should not exceed 500 mV.


A high frequency 0.3 μ F ceramic decoupling capacitor should be connected between the V_{CC} and ground pins of each 21014 using the shortest possible traces. These capacitors act as a low impedance shunt for the high frequency switching transients generated by the 21014 and they supply much of the current used by the 21014 during cycling.

In addition, a large tantaium capacitor with a value of $47~\mu\mathrm{F}$ to $100~\mu\mathrm{F}$ should be used for bulk decoupling to recharge the $0.3~\mu\mathrm{F}$ capacitors between cycles, thereby reducing power line droop. The bulk decoupling capacitor should be placed near the point where the power traces meet the power grid or power plane. Even better results may be achieved by distributing more than one tantalum capacitor around the memory array.

in the state of th


PACKAGE DIMENSIONS

20-LEAD PLASTIC DUAL-IN-LINE PACKAGE (P) Units: Inches (millimeters)



PACKAGE DIMENSIONS (Continued)

20-LEAD PLASTIC SMALL OUTLINE J-LEAD (T) Units: Inches (millimeters)



REVISION SUMMARY

The following list represents the key differences between version -004 and version -005 of the 21014 data sheet.

1. Updated AC Characteristics