



PRELIMINARY PRODUCT SPECIFICATION

Z80181

ZIO™ CONTROLLER ZILOG I/O CONTROLLER

FEATURES

- Z80180 Compatible MPU Core with 1 channel of Z85C30 SCC, Z80 CTC, two 8-bit general purpose parallel ports, and two chip select signals.
- High speed operation (10/12.5 MHz)
- Low power consumption in two operating modes: 55 mA Typ. (Run mode) 30 mA Typ. (STOP mode)
- Wide operational voltage range (5V ±10%)
- TTL/CMOS compatible
- Clock Generator
- One channel of Z85C30 Serial Communication Controller (SCC)

- Z180 Compatible MPU core, which has:
 - Enhanced Z80 CPU core

Memory Management Unit (MMU) enables access

to 1Mbyte of memory

Two Asynchronous channels

Two DMA channels

Two 16-bit Timers

Clocked serial I/O Port

- Z84C30 CTC
- Two 8-bit general purpose parallel ports
- Memory configurable RAM and ROM chip select pins
- 100-pin QFP Package

GENERAL DESCRIPTION

The Z80181 I/O Controller (hereinafter, referred to as Z181) is a CMOS 8-bit microprocessor. It is integrated with the Z180 compatible MPU (Z181 MPU), one channel of Z85C30 Serial Communication Controller (SCC), Z80 CTC, two 8-bit general purpose parallel ports, and two chip select signals, all into a single 100-pin QFP (Quad Flat Pack) package. This high-end superintegrated intelligent peripheral controller is targeted for a broad range of intelligent communication control applications, i.e., terminals, printers, modems, and slave communication proces-

sors for 8-, 16- and 32- bit MPU based systems. Also included are enhancement/cost reductions of existing hardware using Z80/Z180 with Z8530/Z85C30 applications. Figure 1 shows the block diagram of the Z80181.

Note: All Signals with a preceding front slash, "/", are active Low e.g.; B/W (WORD is active Low); /B/W (BYTE is active Low, only); /N//S (NORMAL and SYSTEM are both active Low).




Figure 1. Z80181 Block Diagram

PIN DEFINITIONS

The pin assignment is shown on Figure 2. Following is the description on each pin.




Figure 2. Z80181 Pin-out Assignment

CPU SIGNALS

Pin Name	Pin Number	Input/Output, 3-State	Function
A19 - A0	4-17, 19-21, 64, 65, 91	I/O, Active 1	Address Bus. A19 - A0 form a 20-bit address bus which specifies I/O and memory addresses to be accessed.
			 During the refresh period, addresses for refreshing are output. The address bus enters a high-impedance state
			during Reset and external bus acknowledge cycles. The bus is an input when the external bus master is accessing the on-chip peripherals. Address line A18 is multiplexed
			with the output of PRT Channel 1 (TOUT, selected as address output on Reset).
D7-D0	22-29	I/O, Active 1	8-bit bidirectional data bus. When the on-chip CPU is accessing on-chip peripherals, these lines are outputs and hold the data to/from the on-chip peripherals.
/RD	89	I/O, Active 0	Read signal. CPU read signal for accepting data from memory or I/O devices. When an external master is accessing the on-chip peripherals, it is an input signal.
WR	88	I/O, Active 0	Write Signal. This signal is active when data to be stored in a specified memory or peripheral device is on the MPL
			data bus. When an external master is accessing the on- chip peripherals, it is an input signal.
/MREQ	85	I/O, 3-State, Active 0	Memory request signal. When an effective address for memory access is on the address bus, /MREQ is active This signal is analogous to the /ME signal of the Z64180.
/IORQ	84	I/O, 3-State, Active 0	I/O request signal. When addresses for I/O are on the lower 8 bits (A7-A0) of the address bus in the I/O operation, "O' is output. In addition, the /IORQ signal is output with the /M1 signal during the interrupt acknowledge cycle to inform peripheral devices that the interrupt response vector is on the data bus. This signal is analogous to the /IOE signal of the Z64180.
/M1	87	Out, 3-State, Active 0	Machine cycle "1". /MREQ and /M1 are active together during the operation code fetch cycle. /M1 is output for
1			every opcode fetch when a two byte opcode is executed. In the maskable interrupt acknowledge cycle, this signal is
	30		output together with /IORQ. It is also used with /HALT and ST signal to decode the status of the CPU Machine cycle. This signal is analogous to the /LIR signal of the Z64180.
/RFSH	83	Out, 3-state, Active 0	The Refresh signal. When the dynamic memory refresh address is on the low order 8-bits of the address bus (A7 - A0), /RFSH is active along with the /MREQ signal. This
			signal is analogous to the /REF signal of the Z64180.

CPU SIGNALS (Continued)

Pin Name	Pin Number	Input/Output, 3-State	Function	
/INTO	100	Wired-OR I/O, Active 0	Maskable Interrupt Request 0. Interrupt is generated by peripheral devices. This signal is accepted if the interrupt enable Flip-Flop (IFF) is set to "1". Internally, the SCC and CTC's interrupt signals are connected to this line, and require an external pull-up resistor.	
/INT1, /INT2	1, 2,	In, Active 0	Maskable Interrupt Request 1 and 2. This signal is generated by external peripheral devices. The CPU honors these requests at the end of current instruction cycle as long as the /NMI, /BUSREQ and /INTO signals are inactive. The CPU will acknowledge these interrupt requests with an interrupt acknowledge cycle. Unlike the acknowledgement for /INTO, during this cycle, neither /M1 or /IORQ will become active.	
/NMI	99	łn, Active 0	Non-maskable interrupt request signal. This interrupt request has a higher priority than the maskable interrupt request and does not rely upon the state of the interrupt enable Flip-Flop (IFF).	
/HALT	81	Out, 3-State, Active 0	Halt signal. This signal is asserted after the CPU rexecuted either the HALT or SLP instruction, and is wait for either non-maskable interrupt maskable interrupt fore operation can resume. It is also used with the /M1 a ST signals to decode the status of the CPU machine cycle.	
/BUSREQ	97	In, Active 0	BUS request signal. This signal is used by external devices (such as a DMA controller) to request access to the system bus. This request has higher priority than /NMI and is always recognized at the end of the current machine cycle. This signal will stop the CPU from executing further instructions and place the address bus, data bus, /MREQ, /IORQ, /RD and /WR signals into the high impedance state. /BUSREQ is normally wired-OR and a pull-up resistor is externally connected.	
/BUSACK	96	Out, Active 0	Bus Acknowledge signal. In response to /BUSREQ signal, /BUSACK informs a peripheral device that the address bus, data bus, /MREQ, /IORQ, /RD and /WR signals have been placed in the high impedance state.	
/WAIT	95	Wired-OR I/O, Active 0	Wait signal. /WAIT informs the CPU that the specified memory or peripheral is not ready for a data transfer. As long as /WAIT signal is active, the MPU is continuously kept in the wait state. Internally, the /WAIT signal from the SCC interface logic is connected to this line, and requires an external pull-up resistor.	

PERIPHERAL SIGNALS

Pin Name	Pin Number	Input/Output, 3-State	Function		
RXAO, RXA1	AO, RXA1 70, 74 In, Active 1		ASCI Receive data 0 and 1. These signals are the receive data to the ASCI channels.		
TXAO, TXA1	69, 72	Out, Active 1	ASCI Transmit data 0 and 1. These signals are the receive data to the ASCI channels. Transmit data changes are with respect to the falling edge of the transmit clock.		
/RTS0	66	Out, Active 0	Request to send 0. This is a programmable modem control signal for ASCI channel 0.		
/DCD0	68	In, Active 0	Data Carrier Detect 0. This is a programmable modem control signal for ASCI channel 0.		
/CTS0	67	In, Active 0	Clear To Send 0. This is a programmable modem control signal for ASCI channel 0.		
/CTS1/RXS	77	In, Active 0	Clear To Send 0/Clocked Serial Receive Data. This is a programmable modem control signal for ASCI channel 0. Also, this signal becomes receive data for the CSIO channel under program control. On power-on Reset, this pin is set as RxS.		
CKA0//DREQ0	71	I/O, Active 1	Asynchronous Clock0/DMAC0 request. This pin is the transmit and receive clock for the Asynchronous channel 0. Also, under program control, this pin is used to request a DMA transfer from DMA channel 0. DMA0 monitors this input to determine when an external device is ready for a read or write operation. On power-on Reset, this pin is initialized as CKAO.		
CKA1//TEND0	75	I/O, Active 1	Asynchronous Clock1/DMAC0 Transfer end. This pin is the transmit and receive clock for the Asynchronous channel 1. Also, under program control, this pin becomes /TEND0 and is asserted during the last write cycle of the DMA0 operation and is used to indicate the end of the block transfer. On power-on Reset, this pin initializes as CKA1.		
/TEND1	80	Out, Active 0	DMAC1 Transfer end. This pin is asserted during the last write cycle of the DMA1 operation and is used to indicate the end of the block transfer.		
CKS	78	I/O, Active 1	CSIO clock This line is the clock for the CSIO channel.		
TXS	76	Out, Active 1	CSI/O Tx Data. This line carries the transmit data from the CSIO channel.		
/DREQ1	79	in, Active 0	DMAC1 request. This pin is used to request a DMA transfe from DMA channel 1. DMA1 monitors this input to determine when an external device is ready for a read or write operation.		

SCC SIGNALS

Pin Name	Pin Number	Input/Output, 3-State	Function		
/W//REQ		Active 0	Wait/Request. Open-drain when programmed for a Wait function, driven "1" or "0" when programming for a Request function. Used as /WAIT or /REQUEST depending upon SCC programming. When programmed as /WAIT, this signal is asserted to alert the CPU that addressed memory or I/O devices are not ready and that the CPU should wait. When programmed as /REQUEST, this signal is asserted when a peripheral device associated with a DMA port is ready to read/write data. After reset, this pin becomes "/WAIT".		
/SYNC	50	I/O, Active 0	Synchronization. This pin can act either as input, output, or part of the crystal oscillator circuit. In asynchronous receive mode (crystal oscillator option not selected), this pin is an input similar to /CTS and /DCD. In this mode, transitions on this line affect the state of the Sync/Hunt status bit in Read Register 0 but has no other function.		
			In external sync mode with crystal oscillator option not selected, this line also acts as an input. In this mode, /SYNC must be driven "0" two receive clock cycles after the last bit in the synchronous character is received. Character assembly begins on the rising edge of the receive clock immediately preceding the activation of /SYNC.		
			In internal sync mode (Monosync and Bisync) with the crystal oscillator option not selected, this line acts as output and is active only during the part of the receive clock cycle in which a synchronous character is recognized (regardless of character boundaries). In SDLC mode, this pin acts as an output and is valid on receipt of a flag.		
RxD	52	In, Active 1	Receive Data. This input signal receives serial data at standard TTL levels.		
/RTxC	49	In, Active 0	Receive/Transmit clock. This pin can be programmed in several different modes of operation. /RTxC may supply the receive clock, the transmit clock, the clock for the Baud Rate Generator, or the clock for the Digital Phase-Locked Loop. This pin can also be programmed for use with the /SYNC pin as a crystal oscillator. The receive clocks can be 1, 16, 32, or 64 times the data transfer rate in Asynchronous mode.		

SCC SIGNALS (Continued)

Pin Name	Pin Number	Input/Output, 3-State	Function		
/TRxC	53	I/O, Active 0	Transmit/Receive Clock. This pin can be programmed in several different modes of operation. /TRxC can supply the receive clock or the transmit clock in the input mode. Also it can supply the output of the Digital Phase-Locked Loop the crystal oscillator, the Baud Rate Generator, or the transmit clock in the output mode.		
TxD	54	Out, Active 1	Transmit Data. This Output signal transmits serial data at standard TTL level.		
/DTR//REQ	55	Out, Active 0	Data Terminal Ready/Request. This output follows the state programmed into the DTR bit. It can also be used as general purpose output or as Request line for a DMA controller.		
/RTS	56	Out, Active 0	Request To Send. When the RTS bit in Write Register 5 is set, the /RTS signal goes low. When the RTS bit is reset in Asynchronous mode and auto enable is on, the signal goes high after the transmitter is empty. In synchronous mode or in Asynchronous mode, with Auto Enable off, the /RTS pin follows the state of the RTS bit. This pin can be used as a general purpose output.		
/CTS	57	In, Active 0	Clear To Send. If this pin is programmed as auto enable, a "0" on the input enables the transmitter. If not programmed as Auto Enable, it may be used as a general purpose input. This input is Schmitt-trigger buffered to accommodate inputs with slow rise times. The SCC detects pulses on this input and can interrupt the CPU on both logic level transitions.		
/DCD	58	In, Active 0	Data Carrier Detect. This pin functions as receiver enable if it is programmed for auto enable. Otherwise, it may be used as a general purpose input. This input is Schmitt-trigger buffered to accommodate slow rise-time inputs. The SCC detects pulses on this input and can interrupt the CPU on both logic level transitions.		

PPE D

PIA/CTC SIGNALS

Pin Name	Pin Number	Input/Output, 3-State	Function		
PIA17-PIA14	35-38	I/O	Port 1 Data 7-Port 1 Data 4 or CTC ZC/TO3 - ZC/TO These lines can be configured as inputs or outputs on bit -by-bit basis. Also, under program control, these bibecome Z80 CTC's ZC/TO3 - ZC/TO0, and in either tim or counter mode, pulses are output when the down count has reached zero. On reset, these signals function a PIA17-14 and are inputs.		
PIA13-PIA10	31-34	I/O	Port 1 Data 3-Port 1 Data 0 or CTC CLK/TRG3-0. These lines can be configured as inputs or outputs on a bit by bit basis. Also, under program control, these bits become Z80 CTC's CLK/TRG3-CLK/TRG0, and correspond to four Counter/Timer Channels. In the counter mode, each active edge causes the downcounter to decrement by one. In timer mode, an active edge starts the timer. It is program selectable whether the active edge is rising or falling. On reset, these signals are set to PIA13-10 as inputs.		
PIA27-20	41-48	I/O	Port 2 Data. These lines are configured as inputs or outputs on a bit-by-bit basis. On reset, they are inputs.		

SYSTEM CONTROL SIGNALS

Pin Name	Pin Number	Input/Output, 3-State	Function				
ST	3	Out, Active 1	to decode the the /M1 outpo	code the 11 output R registe	signal is used with the /M1 and /HALT outpu e status of the CPU machine cycle. Note tha ut is affected by the status of the M1E bit in the ter. The following table shows the status while		
			ST	/HALT	/M1	Operation	
			0	1	0	CPU Operation (1st Op-code fetch)	
			1	1	0	CPU Operation (2nd and 3rd Op-code fetch)	
			1	1	1	CPU Operation (MC other than Op-code fetch)	
			0	Χ	1	DMA operation	
			0	0	0	HALT mode	
			1	0	1	SLEEP mode (Incl. System STOP mode)	

SYSTEM CONTROL SIGNALS (Continued)

Pin Name	Pin Number	input/Output, 3-State	Function		
IEI (1)	62	In, Active 1	Interrupt enable input signal. IEI is used with the IEO to form a priority daisy chain when there is more than one interrupt-driven peripheral.		
IEO	60	Out, Active 1	The interrupt enable output signal. In the daisy-chain interrupt control, IEO controls the interrupt of externing peripherals. IEO is active when IEI is "1" and the CPU is not servicing an interrupt from the on-chip peripherals.		
/ROMCS	61	Out, Active 0	ROM Chip select. Used to access ROM. Refer to "Functional Description" on chip select signals for further explanation.		
/RAMCS	30	Out, Active 0	RAM Chip Select. Used to access RAM. Refer to "Funtional Description" on chip select signals for further explination.		
/RESET	98	In, Active 0	Reset signal. /RESET signal is used for initializing the MF and other devices in the system. It must be kept in the active state for a period of at least 3 system clock cycle.		
EXTAL	94	In, Active 1	Crystal oscillator connecting terminal. A parallel resonant crystal is recommended. If an external clock source is used as the input to the Z180 Clock Oscillator unit, supply the clock into this terminal.		
XTAL	93	Out	Crystal ościllator connecting terminal.		
PHI	90	Out, Active 1	System Clock. Single-phase clock output from Z181 MPU.		
E	86	Out, Active 1	Enable Clock. Synchronous Machine cycle clock outputuring a bus transaction.		
TEST	73	Out	Test pin. Used in the open state.		
V _{cc}	39, 82		Power Supply. +5 Volts		
V _{ss}	18, 40, 59, 63, 92		Power Supply. 0 Volts		

FUNCTIONAL DESCRIPTION

Functionally, the on-chip Z181 MPU, SCC, and CTC are the same as the discrete devices (Figure 1). Therefore, for a detailed description of each individual unit, refer to the

Product Specification/Technical Manual of each discrete product. The following subsections describe each individual functional unit of the Z181.

Z181 MPU

This unit provides all the capabilities and pins of the Zilog Z180 MPU. Figure 3 shows the Z181 MPU block diagram. This allows 100% software compatibility with existing Z180 (and Z80) software. Note that the on-chip I/O address

should not be relocated to the I/O address (from 0C0h to 0FFh) to avoid address conflicts. The following is an overview of the major functional units of the Z181.




Figure 3. Z181 MPU Block Diagram

.

FUNCTIONAL DESCRIPTION (Continued)

Z181 CPU

The Z181 CPU has 100% software compatibility with the Z80 CPU. In addition, the Z181 CPU has the following features:

Faster execution speed. The Z181 CPU is "fine tuned" making execution speed, on average, 10% to 20% faster than the Z80 CPU.

Enhanced DRAM Refresh Circuit, Z181 CPU's DRAM refresh circuit does periodic refresh and generates an 8-bit refresh address. It can be disabled or the refresh period adjusted, via software control.

Enhanced Instruction Set. The Z181 CPU has seven additional instructions to those of the Z80 CPU which include the MLT (Multiply) instruction.

HALT and Low Power Modes of Operation. The Z181 CPU has HALT and low power modes of operation, which are ideal for the applications requiring low power consumption like battery operated portable terminals.

System Stop Mode. When the Z181 is in SYSTEM STOP mode, it is only the Z181 MPU which is in STOP mode. The on-chip CTC and SCC continue their normal operation.

Instruction Set. The instruction set of the Z181 CPU is identical to the Z180. For more details about each transaction, please refer to the Data Sheet/Technical Manual for the Z180/Z80 CPU.

Z181 CPU Basic Operation

Z181 CPU's basic operation consists of the following events. These are identical to the Z180 MPU. For more details about each operation, please refer to the Data Sheet/Technical manual for the Z180.

- Operation code fetch cycle.
- Memory Read/Write operation.
- Input/Output operation.
- Bus request/acknowledge operation.
- Maskable interrupt request operation.
- Trap and Non-Maskable interrupt request operation.
- HALT and low power modes of operation.
- Reset Operation.

Memory Management Unit (MMU)

The Memory Management Unit (MMU) allows the user to "map" the memory used by the CPU (64 Kbytes of logical addressing space) into 1 Mbyte of physical addressing space. The organization of the MMU allows object code compatibility with the Z80 CPU while offering access to an extended memory space. This is accomplished by using an effective "common area-banked area" scheme.

DMA Controller

The Z181 MPU has two DMA controllers. Each DMA controller provides high-speed data transfers between memory and I/O devices. Transfer operations supported are memory to memory, memory to/from I/O, and I/O to I/O. Transfer modes supported are request, burst, and cycle steal. The DMA can access the full 1M bytes addressing range with a block length up to 64K bytes and can cross over 64K boundaries.

Asynchronous Serial Communication Interface (ASCI)

This unit provides two individual full-duplex UARTs. Each channel includes a programmable baud rate generator and modem control signals. The ASCI channels also support a multiprocessor communication format.

Programmable Reload Timer (PRT)

The Z181 MPU has two separate Programmable Reload Timers, each containing a 16-bit counter (timer) and count reload register. The time base for the counters is system clock divided by 20. PRT channel 1 provides an optional output to allow for waveform generation.

Clocked Serial I/O (CSI/O)

The CSI/O channel provides a half-duplex serial transmitter and receiver. This channel can be used for simple highspeed data connection to another CPU or MPU.

Programmable Wait State Generator

To ease interfacing with slow memory and I/O devices, the Z181 MPU unit has a programmable wait state generator. By programming the DMA/WAIT Control Register (DCNTL), up to three wait states are automatically inserted in memory and I/O cycles. This unit also inserts wait states during on-chip DMA transactions.

Z85C30 Serial Communication Controller Logic Unit

This logic unit provides the user with a multi-protocol serial I/O channel that is completely compatible with the two channel Z85C30 SCC with the following exceptions:

Their basic functions as serial-to-parallel and parallel-toserial converters can be programmed by the CPU for a

broad range of serial communications applications. This logic unit is capable of supporting all common asynchronous and synchronous protocols (Monosync, Bisync, and SDLC/HDLC, byte or bit oriented - Figure 4).




Figure 4. SCC Block Diagram

On the discrete version of the SCC (dual channel version). there are two registers shared between channels A and B, and two registers whose functions are different by channel. These are: WR2, WR9 (shared registers), and RR2 and RR3 (different functionality).

Following are the differences in functionality:

- RR2 Returns unmodified vector or modified vector which depends on the status of VIS (Vector Include Status) bit in WR9.
- RR3 Returns IP status (Ch.A side).
- WR9 Ch.B Software Reset command has no effect.

The PCLK for the SCC is connected to PHI (System clock). the /INT signal is connected to /INTO signal internally (requires external pull-up resistor) and SCC is reset when /RESET input becomes active. Interrupt from the SCC is handled via Mode 2 interrupt. During the interrupt acknowledge cycle, the on-chip SCC interface circuit inserts two wait states automatically.

Z84C30 Counter/Timer Logic Unit

This logic unit provides the user with four individual 8-bit Counter/Timer Channels that are compatible with the Z84C30 CTC (Figure 5). The Counter/Timers are programmed by the CPU for a broad range of counting and timing applications. Typical applications include event counting, interrupt and interval counting, and serial baud rate clock generation.

Each of the Counter/Timer Channels, designated Channels 0-3, have an 8-bit prescaler (when used in timer mode) and its own 8-bit counter to provide a wide range of count resolution. Each of the channels have their own Clock/Trigger input to quantify the counting process and an output to indicate zero crossing/timeout conditions. These signals are multiplexed with the Parallel Interface Adapter 1 (PIA1). With only one interrupt vector programmed into the logic unit, each channel can generate a unique interrupt vector in response to the interrupt acknowledge cycle.

FUNCTIONAL DESCRIPTION (Continued)




Figure 5. CTC Block Diagram

Parallel Interface Adapter (PIA)

The Z181 has two 8-bit Parallel Interface Adapter (PIA) Ports. The ports are referred to as PIA1 and PIA2. Each port has two associated control registers; a Data Register and a register to determine each bit's direction (input or output). PIA1 is multiplexed with the CTC I/O pins. When the CTC I/O feature is selected, the CTC I/O functions override the PIA1 feature. Mode Selection is made through the System Configuration Register (Address: EDh; Bit D0). PIA1 has Schmitt-trigger inputs to have a better noise margin. These ports are inputs after reset.

Clock Generator

The Z181 Controller uses the Z181 MPU's on-chip clock generator to supply system clock. The required clock is easily generated by connecting a crystal to the external terminals (XTAL, EXTAL). The clock output runs at half the crystal frequency. The system clock inputs of the SCC and the CTC are internally connected to the PHI output of the Z181 MPU.




Figure 6. Circuit Configuration For Crystal

Recommended characteristics of the crystal and the values for the capacitor are as follows (the values will change with crystal frequency).

Type of crystal: Fundamental, parallel type crystal (AT cut is recommended).

Frequency tolerance: Application dependent. CL, Load capacitance: Approximately 22 pF (acceptable range is 20-30 pF)

Rs, equivalent-series resistance: ≤ 30 Ohms Drive level:10mW (for ≤ 10 MHz crystal) 5 mW (for ≥ 10 MHz crystal)

$$C_{IN} = C_{OUT} = 15 \sim 22 pF.$$

Chip Select Signals

The Z181 has two chip select (/RAMCS, /ROMCS) pins. /ROMCS is the chip select signal for ROM and /RAMCS is the chip select signal for RAM. The boundary value for each chip select signal is 8 bits wide allowing all memory accesses with addresses less than or equal to this boundary value. This causes assertion of the corresponding /CS pin. These features are controlled via the RAM upper boundary address register (I/O address EAH), RAM lower boundary address register (I/O address EBH) and ROM upper boundary address register (I/O address ECH).

These two signals are generated by decoding address lines A19-A12. Note that glitches may be observed on the /RAMCS and /ROMCS signals because the address decoding logic decodes only A19-A12, without any control signals.

Bit D5 of the System Configuration Register allows the option of disabling the /ROMCS signal. This feature is used in systems which, for example, have a shadow RAM. However, prior to disabling the /ROMCS signal, the ROMBR and RAMLBR registers must be re-initialized from their default values.

For more details, please refer to "Programming section".

ROM Emulator Mode

To ease development, the Z181 has a mode to support "ROM emulator" development systems. In this mode, a read data from on-chip registers (except Z181 MPU on-chip registers) are available (data bus direction set to output) to make data visible from the outside, so that a ROM Emulator/Logic Analyzer can monitor internal transactions. Otherwise, a read from an internal transaction is not available to the outside (data bus direction set to Hi-Z status). Mode selection is made through the D1 bit in the System Configuration Register (I/O Address: EDH).

PROGRAMMING

The following subsections explain and define the parameters for I/O Address assignments, I/O Control Register Addresses and all pertinent Timing parameters.

I/O Address Assignment

The ZI81 has 78 internal 8-bit registers to control on-chip peripherals and features. Sixty-four registers out of 78 registers are occupied by the Z181 MPU control registers;

two for SCC control registers, four for PIA control registers, four for the Counter/Timer, three for RAM/ROM configuration (memory address boundaries) and one for Z181's system control. The Z181 controller's I/O addresses are listed in Table 1. These registers are assigned in the Z181 controller's I/O addresses are fully decoded from A7-A0 and have no image.

PROGRAMMING (Continued)

Table 1. I/O Control Register Address

ontrol Registers to 040H-07FH, or 080H-0BFH) rection Register (P1DDR)
rection Register (P1DDR)
(D1DD)
ort (P1DP)
rection Register (P2DDR)
egister (P2DP)
el 0 Control Register (CTC0)
l 1 Control Register (CTC1)
l 2 Control Register (CTC2)
el 3 Control Register (CTC3)
Register (SCCCR)
egister (SCCDR)
Boundary Address Register
Boundary Address Register
ss Boundary Register (ROMBR)
iguration Register (SCR)

^{*} All addresses in Hexadecimal

Z181 MPU Control Registers

PJE D

The I/O address for these registers can be relocated in 64 byte boundaries by programming of the I/O Control Register (Address xx111111b).

Do not relocate these registers to address from 0C0H since this will cause an overlap of the Z180 registers and the 16 registers of the Z181 (address 0E0H to 0EFH).

Also, the OMCR register (Address: xx111101b) has to be programmed as 0x0xxxxxb (x: don't care) as a part of the initialization procedure. The M1E bit (Bit D7) of this register must be programmed as 0 or the interrupt daisy chain is corrupted. The /IOC bit (Bit D5) of this register is programmed as 0 so that the timing of the /RD and /IORQ signals are compatible with Z80 peripherals.

For detailed information, refer to the Z180 Technical Manual.

ASCI CHANNELS CONTROL REGISTERS




Figure 7. ASCI Control Register A (Ch. 0)





Figure 8. ASCI Control Register A (Ch. 1)


ASCI CHANNELS CONTROL REGISTERS (Continued)



† /CTS - Depending on the condition of /CTS pin. PS - Cleared to 0.

General Divide Ratio	PS = 0 (Divide Ratio = 10)		PS = 1 (Divide Ratio = 3	D)
SS, 2, 1, 0	DR = 0 (x16)	DR = 1 (x64)	DR = 0 (x16)	DR = 1 (x64)
000	Ø ÷ 160	Ø + 640	Ø + 480	Ø + 1920
001	Ø + 320	Ø + 1280	Ø ÷ 960 `	Ø + 3840
010	Ø + 640	Ø + 2580	Ø ÷ 1920	Ø ÷ 7680
011	Ø + 1280	Ø ÷ 5120	Ø + 3840	Ø + 15360
100	Ø + 2560	Ø + 10240	Ø + 7680	Ø + 30720
101	Ø ÷ 5120	Ø + 20480	Ø + 15360	Ø + 61440
110	Ø + 10240	Ø + 40960	Ø + 30720	Ø + 122880
111	External Clock (Fre	quency < Ø ÷ 40)		•

Figure 9. ASCI Control Register B (Ch. 0)



General Divide Ratio	PS = 0 (Divide Ratio = 10)	PS = 1 (Divide Ratio = 3	0)
SS, 2, 1, 0	DR = 0 (x16)	DR = 1 (x64)	DR = 0 (x16)	DR = 1 (x64)
000	Ø + 160	Ø ÷ 640	Ø ÷ 480	Ø + 1920
001	Ø + 320	Ø + 1280	Ø ÷ 960	Ø ÷ 3840
010	Ø + 640	Ø + 2580	Ø + 1920	Ø + 7680
011	Ø + 1280	Ø + 5120	Ø + 3840	Ø + 15360
100	Ø + 2560	Ø + 10240	Ø ÷ 7680	Ø ÷ 30720
101	Ø ÷ 5120	Ø ÷ 20480	Ø ÷ 15360	Ø + 61440
110	Ø ÷ 10240	Ø ÷ 40960	Ø + 30720	Ø + 122880
111	External Clock (Fr	equency < Ø + 40)		

Figure 10. ASCI Control Register B (Ch. 1)

ASCI CHANNELS CONTROL REGISTERS (Continued)

Н

0




Figure 11. ASCI Status Register




Figure 12. ASCI Status Register (Ch. 1)




Figure 13. ASCI Transmit Data Register (Ch. 0)

Figure 15. ASCI Receive Data Register (Ch. 0)





Figure 14. ASCI Transmit Data Register (Ch. 1)

Figure 16. ASCI Receive Data Register (Ch. 1)

CSI/O REGISTERS



SS2, 1, 0	Baud Rate	SS2, 1, 0	Baud Rate
000	Ø ÷ 20	100	Ø + 320
001	Ø ÷ 40	101	Ø ÷ 640
010	Ø ÷ 80	110	Ø ÷ 1280
011	Ø + 100	111	External Clock (Frequency < Ø + 20)

Figure 17. CSI/O Control Register

CSI/O REGISTERS (Continued)




Figure 18. CSI/O Transmit/Receive Data Register

TIMER REGISTERS

Timer Data Registers

	DR(DL Vrite			Ac	ldr (OCH
7	6	5	4	3	2	1	0

Figure 19. Timer 0 Data Register L

	DR ad/V	1L Vrite	•	•	A	ddr	14F
7	6	5	4	3	2	1	0

Figure 20. Timer 1 Data Register L.

TMDR0H Read/Write Addr 0DH 15 14 13 12 11 10 9 8

When Read, read Data Register L. before reading Data Register H.

Figure 21. Timer 0 Data Register H

	DR						
	ad/V					ddr	
15	14	13	12	11	10	9	8

When Read, read Data Register L before reading Data Register H.

Figure 22. Timer 1 Data Register H

TIMER RELOAD REGISTERS

	DRO ad/V)L. Vrite	•		A	ddr	0EH
7	6	5	4	3	2	1	0

Figure 23. Timer 0 Reload Register L

Figure 24. Timer 1 Reload Register L

_	DRO					051		
Read/Write						<u>ddr</u>		
15	14	13	12	11	10	9	8	I

RLI	DR1	Н					
Rea	ad/V	Vrite	•		_A	ddr	17h
15	14	13	12	11	10	9	8

Figure 25. Timer 0 Reload Register H

Figure 26. Timer 1 Reload Register H

TIMER CONTROL REGISTER




Figure 27. Timer Control Register

FREE RUNNING COUNTER

FRC Read Only					Α	ddr	181	1
7	6	5	4	3	2	1	0	l

Figure 28. Free Running Counter

DMA REGISTERS

SAR0L Read/Write SA7	Addr 20H SA0			
		ig ·	٠	[
SAR0H Read/Write SA15	Addr 21H SA8			•
				1
SAR0B Read/Write	Addr 22H SA19 SA10			

Bits 0-2 (3) are used for SAR0B

A19,	A18,	A17,	A16	DMA Transfer Request
X X X	x x x	0 0 1 1	0 1 0 1	/DREQ0 (external) RDR0 (ASCI0) TDR0 (ASCI1) Not Used

Figure 29. DMA 0 Source Address Registers

Read/Wr DA7	ite	Addr 23H DA0			
]
DAR0H Read/Wr DA15	ite	Addr 24 D/			
]
DAR0B Read/Wi		DA		idr 25 DA	
	. 1 .				1

DAROL

Bits 0-2 (3) are used for DAR0B

	٠,			
A19,	A18,	A17,	A16	DMA Transfer Request
х	×	0	0	/ /DREQ0 (external)
х	x	0	1	RDR0 (ASCI0)
х	x	1	0	TDR0 (ASCI1)
x	x	1	1	Not Used

Figure 30. DMA 0 Destination Address Registers

BCR0L Read/Write BC7	Addr 26H BC0	IAR1L Read/Write IA7	Addr 2BH IA0		
BCR0H Read/Write BC15	Addr 27H BC8	IAR1H Read/Write IA15	Addr 2CH IA8		

Figure 31. DMA 0 Byte Counter Registers




Figure 33. DMA 1 I/O Address Registers

BCR1L

Read/Write BC7		Ad	dr 2EH BC0
BCR1H Read/Write BC15	1	Ac	ldr 2FH BC8
	ı	1 1	1 1

Figure 34. DMA 1 Byte Count Registers

Figure 32. DMA 1 Memory Address Registers

Address SAR0+1

SAR0-1 SAR0 Fixed SAR0 Fixed

DMA REGISTERS (Continued)






Figure 35. DMA Status Register



DM1, 0	Destination	Address	SM1, 0	Source
00 01 10 11	M M M VO	DAR0+1 DAR0-1 DAR0 Fixed DAR0 Fixed	00 01 10 11	M M M

MMOD	Mode
0	Cycle Steal Mode Burst Mode

Figure 36. DMA Mode Registers



MWI1, 0	No. of Wait States
00	0
01	1
10	2
11	3

IWI1, 0	No. of Walt States
00	0
01	2
10	3
11	4

DMSi	Sense	
1	Edge Sense	
0	Level Sense	

L	DM1, 0	Transfer Mode	Address Increr	ment/Decrement
	00	M - 1/0	MAR1+1	IAR1 Fixed
	01	M - 1/0	MAR1-1	IAR1 Fixed
	10	1/0 - M	IAR1 Fixed	MAR1+1
	11	VO - M	IAR1 Fixed	MAR1-1

Figure 37. DMA/WAIT Control Register

MMU REGISTERS




Figure 38. MMU Common Base Register




Figure 39. MMU Bank Base Register




Figure 40. MMU Common/Bank Area Register

SYSTEM CONTROL REGISTERS




Figure 41. Interrupt Vector Low Register






Figure 42. INT/TRAP Control Register



Interval of Refresh Cycle
10 states
20 states
40 states
80 states

Figure 43. Refresh Control Register

SYSTEM CONTROL REGISTERS (Continued)



Note: This register has to be programmed as 0x0xxxxxb(x:don't care) as a part of Initialization.

Figure 44. Operation Mode Control Register




Figure 45. I/O Control Register

CTC CONTROL REGISTERS

Channel Control Word

This word sets the operating modes and parameters as described below. Bit D0 must be a 1 to indicate that this is a Control Word (Figure 46).

For more detailed information, refer to the CTC Technical Manual.




Figure 46. CTC Channel Control Word

This register has the following fields:

Bit D7. Interrupt Enable. This bit enables the interrupt logic so that an internal INT is generated at zero count. Interrupts are programmed in either mode and may be enabled or disabled at any time.

Bit D6. Mode Bit. This bit selects either Timer Mode or Counter Mode.

Bit D5. Prescaler Factor. This bit selects the prescaler factor for use in the timer mode. Either divide-by-16 or divide-by-256 is available.

Bit D4. Clock/Trigger Edge Selector. This bit selects the active edge of the CLK/TRG input pulses.

Bit D3. *Timer Trigger.* This bit selects the trigger mode for timer operation. Either automatic or external trigger may be selected.

Bit D2. Time Constant. This bit indicates that the next word programmed is time constant data for the downcounter.

Bit D1. Software Reset. Writing a 1 to this bit indicates a software reset operation, which stops counting activities until another time constant word is written.

CTC CONTROL REGISTERS (Continued)

Time Constant Word

Before a channel can start counting, it must receive a time constant word. The time constant value may be anywhere between 1 and 256, with 0 being accepted as a count of 256 (Figure 47).




Figure 47. CTC Time Constant Word

Interrupt Vector Word

If one or more of the CTC channels have interrupt enabled, then the Interrupt Vector Word is programmed. Only the five most significant bits of this word are programmed, and bit D0 must be 0. Bits D2-D1 are automatically modified by the CTC channels after responding with an interrupt vector (Figure 48).




Figure 48. CTC Interrupt Vector Word

SCC REGISTERS

For more detailed information, please refer to the Z8030/Z8530 SCC Technical Manual.

Note:

The Address for the Control/Status Register is E8H. The Address for the Data Register is E9H.

Read Registers

The SCC contains eight read registers. To read the contents of a register (rather than RRO), the program must first initialize a pointer to WRO in exactly the same manner as a write operation. The next I/O read cycle will place the contents of the selected read registers onto the data bus (Figure 49).

Table 2. SCC Read Registers

Bit	Description	Bit	Description
RR0	Transmit and Receive buffer status and external status	RR7	SDLC FIFO byte count and status (only when enabled).
RRI	Special Receive Condition status.	RR8	Receive buffer.
RR2	Interrupt vector (modified if VIS Bit in WR9 is set).	RR10	Miscellanous status bits.
RR3	Interrupt pending bits.	RR12	Lower byte of baud rate.
RR6	SDLC FIFO byte counter lower byte	RR13	Upper byte of baud rate generator time constant.
	(only when enabled).	RR15	External Status interrupt information.






Figure 49. SCC Read Register Bit Functions

SCC REGISTERS (Continued)




Can only be accessed if the SDLC FIFO enhancement is enabled (WR15 bit D2 set to 1)




Read Register 10

D6

e) SDLC FIFO Status and Byte Count (LSB)



Can only be accessed if the SDLC FIFO enhancement is enabled (WR15 bit D2 set to 1)



f) SDLC FIFO Status and Byte Count (MSB)

Figure 49. SCC Read Register Bit Functions (Continued)




Figure 49. SCC Read Register Bit Functions (Continued)

Write Registers

The SCC contains fifteen write registers that are programmed to configure the operating modes of the channel. With the exception of WRO, programming the write registers is a two step operation. The first operation is a

pointer written to WR0 that points to the selected register. The second operation is the actual control word that is written into the register to configure the SCC channel (Figure 50).

Table 2. SCC Write Registers

Bit	Description	Bit	Description
WR0	Register Pointers, various initialization commands	WR8	Transmit buffer
WR1	Transmit and Receive interrupt enables,	WR9	Master Interrupt control and reset commands
	WAIT/DMA commands	WR10	Miscellaneous transmit and receive control bits
WR2	Interrupt Vector	WR11	Clock mode controls for receive and transmit
WR3	Receive parameters and control modes	WR12	Lower byte of baud rate generator
WR4	Transmit and Receive modes and parameters	WR13	
WR5	Transmit parameters and control modes	WR14	Miscellaneous control bits
WR6	Sync Character or SDLC address	WR15	External status interrupt enable control
WR7	Sync Character or SDLC flag		

C)

SCC REGISTERS (Continued)





Figure 50. Write Register Bit Functions



d)






Figure 50. Write Register Bit Functions (Continued)

e)

SCC REGISTERS (Continued)




g)



h)

Figure 50. Write Register Bit Functions (Continued)




PPE D

Figure 50. Write Register Bit Functions (Continued)

n)

SCC REGISTERS (Continued)






Figure 50. Write Register Bit Functions (Continued)

PIA CONTROL REGISTERS

PIA1 Data Direction Register (P1DDR, I/O Address E0H), PIA1 Data Port (P1DP, I/O address E1H), PIA2 Data Direction Register (P2DDR, I/O Address E2H) and PIA2 Data Register (P2DP, I/O Address E3H). These four registers are shown in Figures 51-54. Note that if the CTC/PIA bit in the System Configuration Register is set to one, the CTC I/O functions override the PIA1 function, and programming of P1DDR is ignored.




Figure 51. PIA 1 Data Direction Register




Figure 52. PIA 1 Data Register




Figure 53. PIA 2 Data Direction Register




Figure 54. PIA 2 Data Register

The Data Port is the register to/from the 8-bit parallel port. At power on Reset, they are initialized to 1.

The Data Direction Register has eight control bits. Individual bits specify each bit's direction. When the bit is set to a 1, the bit becomes an input, otherwise it is an output. On

reset, these registers are initialized to 1, resulting in all lines being inputs.

REGISTERS FOR SYSTEM CONFIGURATION

There are four registers to determine system configuration with the Z181. These registers are: RAM upper boundary address register (RAMUBR, I/O address EAH), RAM lower boundary address register (RAMLBR, I/O address EBH), ROM address boundary register (ROMBR, I/O address ECH) and System Configuration Register (SCR, I/O address EDH).

ROM Address Boundary Register

(ROMBR, I/O Address ECH)

This register specifies the address range for the /ROMCS signal. When accessed memory addresses are less than or equal to the value programmed in this register, the /ROMCS signal is asserted (Figure 55).

The A18 signal from the CPU is obtained before it is multiplexed with "TOUT". This signal can be forced to 1 (inactive state) by setting Bit D5 of the System Configuration Register, to allow the user to overlay the RAM area over the ROM area. At power-up reset, this register contains all 1s so that /ROMCS is asserted for all addresses.

RAM Lower Boundary Address Register (RAMLBR. I/O Address EBH) and RAM Upper Boundary Address Register (RAMUBR, I/O Address EAH)

These two registers specify the address range for the /RAMCS signal. When accessed memory addresses are less than or equal to the value programmed in the RAMUBR and greater than or equal to the value programmed in the RAMLBR, /RAMCS is asserted (Figure 13). The A18 signal

from the CPU is taken before it is multiplexed with TOUT In the case that these registers are programmed to overlap. /ROMCS takes priority over /RAMCS (/ROMCS is asserted and /RAMCS is inactive).

Chip Select signals are going active for the address range:

/ROMCS: (ROMBR) ≥ A19-A12 ≥ 0

/RAMCS: (RAMUBR) ≥ A19-A12 > (RAMLBR)

These registers are set to FFH at power-on Reset, and the boundary addresses of ROM and RAM are the following:

ROM lower boundary address (fixed) = 00000H

ROM upper boundary address (ROMBR register) = 0FFFFFH

RAM lower boundary address (RAMLBR register) = 0FFFFFH

RAM upper boundary address (RAMUBR register) = 0FFFFFH

Since /ROMCS takes priority over /RAMCS, the latter will never be asserted until the value in the ROMBR and RAMLBR registers are re-initialized to lower values.




Figure 55. RAM Upper Boundary Register




Figure 56. RAM Lower Boundary Register

Figure 57. ROM Boundary Register




Figure 58. System Configuration Register

REGISTERS FOR SYSTEM CONFIGURATION (Continued)

System Configuration Register (I/O address EDH)
This register is to determine the functionality of PIA1 and
the Interrupt Daisy-Chain Configuration (Figure 13). This
register has the following control bits:

Bit D7. Reserved and should be programmed as 0.

Bit D6. Daisy-Chain Configuration. Determines the arrangement of the interrupt priority daisy chain.

When this bit is set to 1, priority is as follows:

IEI pin - CTC - SCC - IEO pin

When this bit is 0, priority is as follows:

IEI pin - SCC - CTC - IEO pin

This bit's default (after Reset) is 0.

Bit D5. Disable /ROMCS. When this bit is set to 1. /ROMCS is forced to a 1 regardless of the status of the address decode logic. This bit's default (after Reset) is 0 and / ROMCS function is enabled.

Bit D4-D3. Reserved and should be programmed as 00.

Bit D2. ROM Emulator Mode Enable. When this bit is set to a 1, the Z181 is in ROM Emulator Mode. In this mode, bus direction for certain transaction periods are set to the opposite direction to export internal bus transactions outside the Z181. This allows the use of ROM emulators/logic analyzers for applications development. This bit's default (after Reset) is 0.

Bit D1. Reserved and shall be programmed as 0.

Bit Do. CTC/PIA1. When this bit is set to 1, PIA1 functions as the CTC's I/O pins. This bit's default (after Reset) is 0.

DATA BUS DIRECTION

Table 3 shows the state of the Z181 controller's data bus for the condition that the Z181 is bus master.

Table 3. Data Bus Direction (Z181 Is Bus Master)

I/O	And	Memory	Transactions
ν	AIRU	MEHIDIY	

·	VO Write To On-Chip Peripherals (SCC/CTC/ PIA1/PIA2)	VO Read From On-Chip Peripherals (SCC/CTC/ PIA1/PIA2)	VO Write To Off-Chip Peripheral	I/O Read From Off-Chip Peripheral	Write To Memory	Read From Memory	Refresh	Z80181 Idle Mode
Z181 Data Bus (REME Bit = 0)	Out	Z	Out	1n	Out	I n	Z	Z
Z181 Data Bus (REME Bit = 1)	Out	Out	Out	I n	Out	ln	Z	Z

Interrupt	Acknowledge	Transaction
-----------	-------------	-------------

	Intack For On-chip Peripheral (SCC/CTC)	Intack For Off-chip Peripheral	
Z181 Data Bus (REME Bit = 0)	Z	I n	
Z181 Data Bus (REME Bit = 1)	Out	In	

DATA BUS DIRECTION (Continued)

Table 4 shows the state of the Z181 controller's data bus for the condition that the Z181 is NOT bus master.

Table 4. Data Bus Direction for External Bus Master (Z181 is Not Bus Master)

I/O And Memory Transactions VO VO VO VO Write Read Refresh Ext. Read From Read From Write To To From Bus-On-Chip On-Chip Off-Chip Off-Chip Memory Memory Master **Peripherals** Peripherals Peripheral Peripheral is idle (SCC/CTC/ (SCC/CTC/ PIA1/PIA2) PIA1/PIA2)

z Z181 Data Bus Out In z Z in Z Z (REME Bit = 0) Z Z181 Data Bus In Out z Z z In Z. (REME Bit = 1)

Interrupt Acknowledge Transaction

	Intack For On-chip Peripheral (SCC/CTC)	Intack For Off-chip Peripheral			
Z181 Data Bus (REME Bit = 0)	Out	ln	١		
Z181 Data Bus (REME Bit = 1)	Out	l n			

The word OUT means that the Z181 data bus direction is in output mode, IN means input mode, and HI-Z means high impedance.

REME stands for ROM EmulatorMode and is the status of D2 bit in the System Configuration Register.

ABSOLUTE MAXIMUM RATINGS

Voltage on Vcc with respect to Vss	0.3V to +7.0V
Voltages on all inputs	
with respect to Vss0.	3V to Vcc+0.3V

Operating Ambient

Temperature	See Ordering Information
Storage Temperature	65°C to + 150°C

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only, operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

STANDARD TEST CONDITIONS

The DC Characteristics and capacitance sections below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND (0V). Positive current flows into the referenced pin.

Available operating temperature range is: $E = -40^{\circ}C$ to $100^{\circ}C$

Voltage Supply Range: $+4.50V \le Vcc \le +5.50V$

All AC parameters assume a load capacitance of 100 pF Add 10 ns delay for each 50 pF increase in load up to a maximum of 150 pF for the data bus and 100 pF for address and control lines. AC timing measurements are referenced to 1.5 volts (except for clock, which is referenced to the 10% and 90% points). Maximum capacitive load for CLK is 125 pF.

The Ordering Information section lists temperature ranges and product numbers. Refer to the Literature List for additional documentation.




Figure 59. Standard Test Circuit

DC CHARACTERISTICS

700	4	^	
780	7	н	1

Symbol	Parameter	Min	Тур	Max	Unit	Condition
V _{BH1}	Input H Voltage /RESET, EXTAL, /NMI	V _∞ -0.6		V _{cc} +0.3	٧	
V _{IH2}	Input H Voltage Except /RESET, EXTAL, /NMI	2.0		V _{oc} +0.3	ν .	
V _{IL1}	Input L Voltage /RESET, EXTAL, /NMI	-0.3	,	0.6	, v	
V _{IL2}	Input L Voltage Except /RESET, EXTAL, /NMI	-0.3		0.8	V	The street of
V _{OH}	Output H Voltage All outputs	2.4 V 1.2			٧	I _{OH} = -200 μA
V _{OL}	Output L Voltage All outputs.	V _{cc} - 1.2		0.45	V	$l_{OH} = -20 \mu\text{A}$ $l_{OL} = 2.2 \text{mA}$
I _{IL} .	Input Leakage Current All Inputs Except XTAL, EXTAL			10	μА	$V_{IN} = 0.5 - V_{CC} - 0.5$
In	Tri-State Leakage Current			10 .	μА	$V_{IN} = 0.5 - V_{CC} - 0.5$
loc*	Power Dissipation*			100	mA	f = 12.5 MHz
	(Normal Operation)		55	80		f = 10 MHz
	Power Dissipation* (SYSTEM STOP mode)		30	50 40		f = 12.5 MHz f = 10 MHz
Ср	Pin Capacitance			12	pF	V _{IN} = 0V, f = 1 MHz

PIE D

^{*} $V_{\rm H}$ Min = $V_{\rm cc}$ -1.0V, $V_{\rm L}$ Max = 0.8V (all-output terminals are at no load.) $V_{\rm cc}$ = 5.00V

AC CHARACTERISTICS Z180 MPU Timing

Figures 60-68 show the timing for the Z181 MPU and the referenced parameters appear in Table A.





Figure 60a. Op-code Fetch Cycle



 [1] Output buffer is off at this point.
 [2] Memory Read/Write cycle timing is the same as this figure, except there is no automatic wait status (Twa), and /MREQ is active instead of /IORQ.

Figure 60b. I/O Read/Write, Memory Read/Write Timing

Address Data /MREQ, /RD, /WR, /IORQ

/HALT

Figure 61. CPU Timing (/INTO Acknowledge Cycle, Refresh Cycle, BUS RELEASE Mode HALT Mode, SLEEP Mode, SYSTEM STOP Mode)


[3] Output buffer is off at this point [4] Refer to Table C, parameter 7

-@)

(e)


Notes: [1] During /INT0 acknowledge cycle [2] During refresh cycle

AC CHARACTERISTICS (Continued) Z180 MPU Timing




PIE D

Figure 62. CPU Timing (/IOC = 0) (I/O Read Cycle, I/O Write Cycle)




- DMA Control Signals
 [1] IDROS and IDROH are specified for the rising edge of clock followed by T3.
 [2] IDROS and IDROH are specified for the rising edge of clock.
 [3] DMA cycle starts.
 [4] CPU cycle starts.

Figure 63. DMA Control Signals



a) E Clock Timing (Memory Read/Write Cycle, I/O Read/Write Cycle)



b) E Clock Timing (BUS RELEASE Mode, SLEEP Mode, SYSTEM STOP Mode)

Figure 64. E Clock Timing




Figure 65. E Clock Timing (Minimum timing example of PWEL and PWEH)




Figure 66. Timer Output Timing




Figure 67. SLP Execution Cycle




Figure 68. CSI/O Receive/Transmit Timing

Table A. Z180 CPU & 180 Peripherals Timing

No	Symbol	mbol Parameter	Z801	8110	Z801	8112	Unit	Note
			Min	Max	Min	Max		
1	tcyc	Clock Cycle Time	100	2000	80	2000	ns	
2	tCHW	Clock Pulse Width (High)	40		30	2000	ns	
3	tCLW	Clock Pulse Width (Low)	40		30		ns	
4	tcf	Clock Fall Time		10		10	ns	
5	tor	Clock Rise Time		10		10	ns	
6	tAD	Address Valid from Clock Rise		70		60	ns	
7	tAS	Address Valid to /MREQ, /IORQ Fall	10		10		ns	
8	tMED1	Clock Fall to /MREQ Fall Delay		50	, ,	45	ns	
9	tRDD1	Clock Fail to /RD Fall (/IOC=1)		50		45	ns	
	,	Clock Rise to /RD Fall (/IOC=0)		55		50	ns	
10	tM1D1	Clock Rise to /M1 Fall Delay		60		50	ns	

PIE D

Table A. Z180 CPU & 180 Peripherals Timing (Continued)

No	Symbol	Parameter	Z801 Min	8110 Max	Z 801 M in	8112 Max	Unit:	Note
11	tAH	Address Hold Time	10		10		ns	
• •		(/MREQ, /IORQ, /RD, /WR)						
12	tMED2	Clock Fall to /MREQ Rise Delay		50		45	ns	
13	tRDD2	Clock Fall to /RD Rise Delay		50		45	ns	
14	tM1D2	Clock Rise to /M1 Rise Delay		60		50	ns	
15	tDRS	Data Read Setup Time	45	•	45		ns	
16	tDRH	Data Read Hold Time	0		0		ns	
17	tSTD1	Clock Fall to ST Fall		60		50	ns	
18	tSTD2	Clock Fall to ST Rise		60		50	ns	
	tWS	/WAIT Setup Time to Clock Fall	30		25		ns	
19	-	/WAIT Hold time from Clock Fall	30		20		ns	
20 21	tWH tWDZ	Clock Rise to Data Float Delay	00	60	 -	60	ns	
	WOD4	Clock Rise to /WR Fall Delay		50		30	ns	-
22	tWRD1			15	•	15	ns	
23	tWDO	/WR fall to Data Out Delay		50		45	ns	
24	tWRD2	Clock Fall to MR Rise	110	90	85		ns	
25	tWRP	WR Pulse Width	110		00			
25a	•	(Memory Write Cycles) WR Pulse Width (I/O Write Cycles)	210	· •	165		ns	
	#MDLI	Write Data Hold Time from /WR Rise	7.5	<u></u>	7.5		ns	
26	. tWDH	Clock Fall to (IODO Fall Delay	7.0	50		45	ns	
27	tIOD1	Clock Fall to /IORQ Fall Delay		00				
		(/IOC=1) Clock Rise to /IORQ Fall Delay		55		50	ns	
v.		(/IOC=0)		50		50	ns	
28	tIOD2	Clock Fall to /IORQ Rise Delay						1
29	tIOD3	/M1 Fall to /IORQ Fall Delay	200		160		ns	
	tINTS	/INT Setup Time to Clock Fall	30		25		ns	
30	tINTH	/INT Hold Time from Clock Fall	30		20		ns	
31		/NMI Pulse Width	80		60		ns	
32	WIMNt	/BUSREQ Setup Time to Clock Fall	30		25		ns	
33 34	tBRS tBRH	/BUSREQ Hold Time from Clock Fall	30		20		ns	
				60		50	ns	;
35	tBAD1	Clock Rise to /BUSACK Fall Delay				50	ns	
36	tBAD2	Clock Fall to /BUSACK Rise Delay		60		60	ns	
37	tBZD	Clock Rise to Bus Floating Delay Time		80		, 60		
38	tMEWH	/MREQ Pulse Width (High)	70		60		ns	
39	tMEWL	/MREQ Pulse Width (LOW)	80		60		ns	
40	tRFD1	Clock Rise to /RFSH Fall Delay		60		40	ns	
41	tRFD2	Clock Rise to /RFSH Rise Delay		60		40	ns	
42	tHAD1	Clock Rise to /HALT Fall Delay		50 .		30	ns	
43	#HAD2	Clock Rise to /HALT Rise Delay		50 `		30	ns	. • '
44	tDRQS	/DREQi Setup Time to Clock Rise	30		20	• '	ns	
	tDRQH	/DREQI Hold Time from Clock Rise	30	-	20		ns	
45 46	tTED1	Clock Fall to /TENDi Fall Delay		50		50	ns	

Table A. Z180 CPU & 180 Peripherals Timing (Continued)

47		ymbol Parameter)18110	2.00	18112	Unit	Note
17			Min	Max	Min	Max		
41	tTED2	Clock Fall to /TENDi Rise Delay		50		50	ns	
48	tED1	Clock Rise to E Rise Delay		60		40	ns	
49	tED2	Clock Edge to E Fall Delay		60		40	กร	
50	PWEH	E Pulse Width (High)	55		45		ns	
51	PWEL	E Pulse Width (Low)	110		90		ns	
52	tEr	Enable Rise Time		20		10	ns	
53	tEf	Enable Fall Time		20		10	ns	
54	tTOD	Clock Fall to Timer Output Delay		150		120	ns	
55	tSTDI	CSI/O Tx Data Delay Time		150		120	ns	
		(Internal Clock Operation)						
56	tSTDE	CSI/O Tx Data Delay Time (External Clock Operation)		7.5tcyc+150		7.5tcyc+12	0 ns	
57	tSRSI	CSI/O Rx Data Setup Time	1		1		tcyc	
		(Internal Clock Operation)					,	
58	tSRHI	CSI/O Rx Data Hold Time	1		1		tcyc	
		(Internal Clock Operation)					,-	
59	tSRSE	CSI/O Rx Data Setup Time	1		1		tcyc	
		(External Clock Operation)					·	
60	tSRHE	CSI/O Rx Data Hold Time	1		1		tcyc	
		(External Clock Operation)					•	
61	tRES	/RESET Setup Time to Clock Fall	80		60		ns	
62	tREH	/RESET Hold Time from Clock Fall	50		45		ns	
63	tOSC	Oscillator Stabilization Time		20		20	· ms	
64	tEXr	External Clock Rise Time (EXTAL)		25		20	ns	
65 	tEXf	External Clock Fall Time (EXTAL)		25		20	ns	
66	tRr	/RESET Rise Time		50		50	ns	
67	tRf	/RESET Fall Time		50		50	ns	
68	tlr	Input Rise Time (Except EXTAL, /RESET)		100		80	ns	
69	tlf	Input Fall Time (Except EXTAL, /RESET)		100		80	ns	
70	TdCS(A)	Address Valid to /ROMCS, /RAMCS Valid Delay		20		20	ns	

AC CHARACTERISTICS (Continued) CTC Timing

Figure 69 shows the timing for the on-chip CTC. Parameters referred to in this figure appear in Table B.




Figure 69. CTC Timing

Table B. CTC Timing Parameters

No	Symbol	Parameter	Z80 Min	18110 Max	Z80 Min	18112 Ma x	Unit	Note
1	TdCr(INTf)	Clock Rise to /INT Fall Delay		(TcC+100)		(TcC+80)	ns	[B1]
2	TsCTR(Cr)c	Setup Time for Immediate Count	90		60		ns	[B2]
3	TsCTR(Ct)	CLK/TRG Rise to Clock Rise Setup Time for Enabling of Prescalor On Following Clock Rise	90		60		ns	[B1]
4	TdCTR(INTf)	CLK/TRG to /INT Fall Delay		··.	•			
	, ,	TsCTR(C) Satisfied TsCTR(C) Not Satisfied		(1)+(3) TcC+(1)+(3)		(1)+(3) TcC+(1)+(3)	ns ns	[B2] [B2]
5	TcCTR		(2TcC)	DC	(2TcC)	DC.	ns	[B3]
6 7 .	TwCTRh TwCTRI	CLK/TRG Width (Low) CLK/TRG Width (High)	90	DC DC	90	DC DC	ns ns	
8	TrCTR	CLK/TRG Rise Time		30		30	ns	
9	TfCTR	CLK/TRG Fall Time		30		30	ns	
10 11	TdCr(ZCr) TdCf(ZCf)	Clock Rise to ZC/TO Rise Delay Clock Fall to ZC/TO Fall Delay		80 80		80 80	ns ns	•

Notes for Table B:

[B1] Timer Mode

[B2] Counter Mode

[B3] Counter Mode Only; When using a cycle time less than 3TcC, parameter #2 must be met.

AC CHARACTERISTICS (Continued) SCC Timing

Figure 70 shows the AC characteristics for the on-chip SCC. Parameters referred to in this figure appear in Table C.




Figure 70. SCC AC Parameters

Table C. SCC Timing Parameters (85C30 AC Characteristics)

No	Symbol	nbol Parameter	Z8018110		Z8018112		Unit	Note
			Min	Max	Min	Max		1
1	TdWR(W)	/WR Fall to Wait Valid Delay		180 + TcC		125 + TcC	ns	[C1]
2	TdWR(W)	/RD Fall to Wait Valid Delay		180		125	ns	[C1]
3	TdWRf(REQ)	/WR Fall to /W//REQ Not Valid Delay		180 + TcC		125 +TcC	ns	[]
4	TdRDf(REQ)	/RD Fall to /W//REQ Not Valid Delay		180		125	ns	
5	TdWRr(REQ)	/WR Rise to /DTR//REQ Not Valid Delay		5TcC		5TcC	ns	
6	TdPC(INT)	Clock to /INT Valid Delay		500		500	ns	[C1]
7	TdRDA(INT)	/M1 Fall to /INT Inactive Delay		TBS		TBS	ns	icii

Note for Table C:

[C1] Open-drain output, measured with Open-drain test load.

AC CHARACTERISTICS (Continued) SCC General Timing

Figure 71 shows the general timing for the on-chip SCC. Parameters referred to in this figure appear in Table D.




Figure 71. SCC General Timing

AC CHARACTERISTICS (Continued) SCC General Timing

Table D. SCC General Timing Parameters

No	Symbol	Parameter	Z801	8110	7801	8112	Unit	Note
	·		Min	Max	Min	Max	Omi	11016
1	TdPC(REQ)	Clock Fall to /W//REQ Valid		200		120	ns	
2	TdPC(W)	Clock Fall to Wait Inactive		300		220	ns	
3	TsRXD(RXCr)	RxD to /RxC Rise Setup Time	0		0	LLO	ns	[D1]
4 ·	ThRXD(RXCr)	RxD to /RxC Rise Hold Time	125		100		ns	[D1]
5	TsRXD(RXCf)	RxD to /RxC Fall Setup Time	0		0		ns	[D1,4]
6	ThRXD(RXCf)	RxD to /RxC Fall Hold Time	125		100		ns	[D1,4]
7	TsSY(RXC)	/SYNC to /RxC Setup Time	-150		-125		ns	[D1]
8	ThSY(RXC)	/SYNC to /RxC Hold Time	5TcC		5TcC		ns	[D1]
9	TdTXCf(TXD)	/TxC Fall to TxD Delay		150		130	ns	[D2]
10	TdTXCr(TXD)	/TxC Rise to TxD Delay		150		130	ns	[D2,4]
11	TdTXD(TRX)	TxD to /TRxC Delay		140		120	ns	
12	TwRTXh	/RTxC High Width	120		100		ns	[D5]
13	TwRŢXI	/RTxC Low Width	120		100	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	ns	[D5]
14	TcRTX	/RTxC Cycle Time (RxD, TxD)	400		320		ns	[D5,6]
15	TcRTXX	Xtal OSC Period	100	1000	80	1000	ns	[D3]
16	TwTRXh	/ТRxC High Width	120		100		ns	[D5]
17	TwTRXI	/TRxC Low Width	120		100		ns	[D5]
18	TcTRX	/TRxC Cycle Time	400		320		ns	[D5,7]
19	TwEXT	/DCD or /CTS Pulse Width	120		100		ns	[0, ,]
20	TwSY	/SYNC Pulse Width	100		70		ns	
21	TxRx(DPLL)	DPLL Cycle Time	50		40		ns	[D6,7]

Notes to Table D:

[[]D1] /RXC is /RTxC or /TRxC, whichever is supplying the receiver clock.

[[]D2] /TXC is /TRxC or /RTxC, whichever is supplying the transmitter clock.

[[]D3] Both /RTxC and /SYNC pin has 30pF Capacitors (to ground).

[[]D4] Parameter applies only to FM encoding/decoding.

[[]D5] Parameter applies only to transmitter and receiver; baud rate generator timing requirements are different.

[[]D6] The maximum receive or transmit data rate is 1/4 TcC.

[[]D7] Applies to DPLL clock source only. Maximum data rate of 1/4 TcC still applies. DPLL.

AC CHARACTERISTICS (Continued)

SCC System Timing

Figure 72 shows the system timing for the on-chip SCC. Parameters referred to in this figure appear in Table E.




Figure 72. SCC System Timing

AC CHARACTERISTICS (Continued) SCC System Timing

Table E. SCC System Timing Parameters

No	Symbol	Parameter	Z8018110		Z8018112		Unit	Note
			Min	Max	Min	Max	2,111	
1	TdRxC(REQ)	/RxC to /W//REQ Valid	8	12	8	12	TcC	[E2]
2	TdRxC(W)	/RxC to Wait inactive	8	14	8	14	TcC	[E1,2]
3	TdRxC(SY)	/RxC to /SYNC Valid	4	7	4	7	TcC	[E2]
4	TdRxC(INT)	/RxC to /INT Valid	10	16	10	16	TcC	[E1,2]
5	TdTxC(REQ)	/TxC to /W//REQ Valid	5	8	5	8	TcC	[E3]
6	TdTxC(W)	/TxC to Wait inactive	5	11	<u>-</u>	11	TcC	[E1,3]
7	TdRxC(DRQ)	/TxC to /DTR//REQ Valid	4	7	4	7	TcC	[E3]
8	TdTxC(INT)	/TxC to /INT Valid	6	10	6	10	TcC	[E1,3]
9	TdSY(INT)	/SYNC to /INT Valid	2	6	2	6	TcC	[E1]
10	TdEXT(INT)	/DCD or /CTS to /INT Valid	2	6	2	6	TcC	[E1]

Notes for Table E:

[[]E1] Open-drain output, measured with Open-drain test load.
[E2] /RXC is /RTxC or /TRxC, whichever is supplying the receiver clock.
[E3] /TXC is /TRxC or /RTxC, whichever is supplying the transmitter clock.

PJE D

AC CHARACTERISTICS (Continued) PIA General Purpose I/O Port Timing

Figure 73 shows the timing for the PIA ports. Parameters referred to in this figure appear in Table F.




Figure 73. PIA Timing

Table F. PIA General Purpose I/O Timing Parameters

No	Symbol	mbol Parameter	Z8018110		Z8018112		Unit	Note
	O y		Min	Max	Min	Max		
1	TsPIA(C)	PIA Data Setup time to Clock Rise	20		20	-	ns	
2	TdCr(PIA)	Clock Rise to PIA Data Valid Delay		60		60	ns	

Interrupt Daisy-Chain Timing

Figure 74 shows the interrupt daisy-chain timing. Parameters referred to in this figure appear in Table G.




Figure 74. Interrupt Daisy-Chain Timing

Table G. Interrupt Daisy-Chain Timing Parameters

No	Symbol	ol Parameter	Z801	8110	Z8018112		
-		1,70	Min	Max	Min	Max	
1 2	TsM1(Cr) TsM1(IO)INTA	/M1 Fall to Clock Rise Setup Time /M1 Fall to /IORQ Fall Setup Time	20		20		
_	751071(10)114174	(During INTACK Cycle)	2TcC		2TcC		
3	Th	Hold Time	0		0		
4	TdM1r(DOz)	/M1 Rise to Data Out Float Delay	0		Ō		
5	TdCr(DO)	Clock Rise to Data Out Delay		120	_	100	
6	TsIEI(TW4)	IEI to T _{wa} Rise Setup Time	95		80		
7	TdlElf(IEOf)	IEI Fall to IEO Fall Delay		60		60	
8	TdlElr(IEOr)	IEO Rise to IEO Rise Delay		60		60	
9	TdM1f(IEOf)	/M1 Fall to IEO Fall Delay		140		120	
10	TdCWA(f)INTA	Clock Rise to /WAIT Fall Delay		30		25	
11	TdCWA(r)INTA	Clock Rise to /WAIT Rise Delay		30		25	

AC CHARACTERISTICS (Continued) Read Write External BUS Master Timing





Figure 75. Read/Write External BUS Master Timing

Table H. External Bus Master Interface Timing (Read/Write Cycles)

No _.	Symbol	Parameter	Z801 Min	8110 M ax	Z801 Min	8112 Max
1	TsA(Cr)	Address to CLK Rise Setup Time	35		35	
2	TsIO(Cr)	/IORQ Fall to CLK Rise Setup Time	35		35	
3	Th	Hold Time	0		0	
4	TsRD(Cr)	/RD Fall to CLK Rise Setup Time	35		35	
5	TdRD(DO)	/RD Fall to Data Out Delay		120		100
6	TdRlr(DOz)	/RD, /IORQ Rise to Read Data Float	0		0	***
7	TsWR(Cr)	/WR Fall to CLK Rise Setup Time	35		35	
8	TsDi(WRf)	Data in to AWR Fall Setup Time	0		0	•
9	ThWir(Di)	/IORQ, /WR Rise to Data In Hold Time	0		0	
10	TsA(IORQf)	Address to /IORQ Fall Setup Time	50		40	
11	TsA(RDf)	Address to /RD Fall Setup Time	.50		40	
12	TsA(WRf)	Address to /WR Fall Setup Time	50		40	

SCC External BUS Master Timing



PIE D

Figure 76. SCC External BUS Master Timing

Table I. External Bus Master Interface Timing (SCC Related Timing)

No	Symbol	Parameter	Z8018110 Min Max		Z8018112 Min Max		Unit	Note
1 2	TrC TdRDr(REQ)	Valid Access Recovery Time /RD Rise to /DTR//REQ Not Valid Delay	4TcC 4TcC	···	4TcC 4TcC		nS nS	[1]

^[1] Applies only between transactions involving the SCC.

AC CHARACTERISTICS (Continued)

Note for Interrupt Acknowledge Cycle and Daisy Chain

When using the interrupt daisy chained device(s) for other than the Z181, these are the following restrictions/notes (without external logic):

The device(s) has to be connected to the higher priority location (Figure 77).

The device(s) IEI-IEO delay has to be less than two clock cycles.

The Z181 on-chip interface logic inserts another three wait states into the interrupt acknowledge cycle to meet the on-chip SCC and the Z80 CTC timing requirements. (Total of five wait states; includes the automatic inserted two wait states).

Tomeet the timing requirements, the Z181's on-chip circuit generates interface signals for the SCC and CTC. Figure 78 has the timing during the interrupt acknowledge cycle, including the internally generated signals.

The following are three separate cases for the daisy-chain settle times:

Case 1 - SCC: The SCC /INTACK signal goes active on the T1 clock fall time. The settle time iş from SCC /INTACK active until the SCC /RD signal goes active on the fourth rising wait state clock.

Case 2 - CTC: The settle time for the on-chip /IORQ is between the fall of /M1 until the internal CTC /IORQ goes active on the rise of the fourth wait state (the same time as SCC /RD goes active).

Case 3 - OFF-chip Z80 Peripheral: The settle time for the off-chip Z80 peripheral is from the fall of /M1 until CTC /IORQ goes active. Since the Z181's external /IORQ signal goes active on the clock fall of the first automatically inserted wait state (T_{w_A}), the external daisy-chain device has to be connected to the upper chain location. Also, it must settle within two clock cycles.

If any peripheral is connected externally with a lower daisy chain priority than Z181 peripherals, /IORQ has to be delayed by external logic as shown in Figure 79.




Figure 77. Peripheral Device as Part of the Daisy Chain




Figure 78. Interrupt Acknowledge Cycle Timing




Figure 79. Peripheral Device as Part of the Daisy Chain