Z8036 Military Z8000^{to} Z-CIO Counter/Timer and Parallel I/O Unit

Zilog

Military Electrical Specification

July 1985

03

FEATURES

- Two independent 8-bit, double-buffered, bidirectional I/O ports plus a 4-bit special-purpose I/O port. I/O ports feature programmable polarity, programmable direction (Bit mode), "pulse catchers," and programmable open-drain outputs.
- Four handshake modes, including 3-Wire (like the IEEE-488).
- Flexible pattern-recognition logic, programmable as a 16-vector interrupt controller.
- REQUEST/WAIT signal for high-speed data transfer.
- Three independent 16-bit counter/timers with up to four external access lines per counter/timer (count input, output, gate, and trigger), and three output duty cycles (pulsed, one-shot, and square-wave), programmable as retriggerable or nonretriggerable.
- Easy to use since all registers are read/write and directly addressable.

GENERAL DESCRIPTION

The Z8036 Z-CIO Counter/Timer and Parallel I/O element is a general-purpose peripheral circuit, satisfying most counter/timer and parallel I/O needs encountered in system designs. This versatile device contains three I/O ports and three counter/timers. Many programmable options tailor its configuration to specific applications.

The use of the device is simplified by making all internal registers (command, status, and data) readable and (except for status bits) writable. In addition, each register is given its own unique address so that it can be accessed directly—no special sequential operations are required. The Z-CIO is directly Z-BUS compatible.

TIMING

T-52-33-05

Read Cycle. The CPU places an address on the address/data bus. The more significant bits and status information are combined and decoded by external logic to provide two Chip Selects ($\overline{\text{CS}}_0$ and CS_1). Six bits of the least significant byte of the address are latched within the Z-CIO and used to specify a Z-CIO register. The data from the register specified is strobed onto the address/data bus when the CPU issues a Data Strobe ($\overline{\text{DS}}$). If the register indicated by the address does not exist, the Z-CIO remains high-impedance.

Write Cycle. The CPU places an address on the address/data bus. The more significant bits and status information are combined and decoded by external logic to provide two Chip Selects (\overline{CS}_0 and CS_1). Six bits of the least significant byte of the address are latched within the Z-CIO and used to specify a Z-CIO register. The CPU places the data on the address/data bus and strobes it into the Z-CIO register by issuing a Data Strobe (\overline{DS}).




Figure 1. Read Cycle Timing




Figure 2. Write Cycle Timing

Interrupt Acknowledge Cycle. When one of the IP bits in the Z-CIO goes High and interrupts are enabled, the Z-CIO pulls its INT output line Low, requesting an interrupt. The CPU responds with an Interrupt Acknowledge cycle. When INTACK goes Low with IP set, the Z-CIO pulls its Interrupt

Enable Out (IEO) Low, disabling all lower priority devices on the daisy chain. The CPU reads the Z-CIO interrupt vector by issuing a Low DS, thereby strobing the interrupt vector onto the address/ data bus. The IUS that corresponds to the IP is also set, which causes IEO to remain Low.




Figure 3. Interrupt Acknowledge Timing

ABSOLUTE MAXIMUM RATINGS

Guaranteed by characterization/design.

Voltages on all pins with respect to GND - 0.3V to +7V Operating Case Temperature - 55°C to + 125°C Storage Temperature Range-65°C to +150°C

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

STANDARD TEST CONDITIONS


The DC Characteristics and Capacitance sections listed below apply for the following standard test conditions, unless otherwise noted.

Military Operating Temperature Range (T_C) -55°C to +125°C

Standard Military Test Condition +4.5V \leq V_{CC} \leq +5.5V

All voltages are referenced to GND (0V). Positive current flows into the referenced pin.

All AC parameters assume a load capacitance of 50 pf max.



Standard Test Load



Open-Drain Test Load

DC CHARACTERISTICS

Symbol	Parameter	Min	Max	Unit	Condition
V _{IH}	Input High Voltage	2.2a	V _{CC} + 0.3°	V	
VIL	Input Low Voltage	-0.3c	0.8a	٧	•
VOH	Output High Voltage	2.4a		٧	$I_{OH} = -250 \mu A$
Vol	Output Low Voltage		0.4a	٧	$I_{OL} = +2.0 \text{mA}$
			0.5 ^b	٧	$I_{OL} = +3.2 \text{mA}$
l _{IL}	Input Leakage Current		±10a	μΑ	0.4 < V _{IN} < +2.4V
lor	Output Leakage		±10a	μA	0.4 ≤ V _{OUT} ≤ +2.4V
icc	ICC Supply Current		200a	mA	

VCC = 5V ±5% unless otherwise specified, over specified temperature range.

CAPACITANCE

Symbol	Parameter	Min	Max	Unit
C _{IN}	Input Capacitance		10 ^b	pf
COUT	Output Capacitance		15b	.pf
CI/O	Bidirectional Capacitance		20b	pf

f = 1 MHz, over specified temperature range. Unmeasured pins returned to ground.

Parameter Test Status:

- a Tested
- b Guaranteed
- Guaranteed by Characterization/Design

8085-0209, 0001

2250

G-05

AC CHARACTERISTICS

T-52-33-05

			4 N	MHz	61	MHz		
Number	Symbol	Parameter	Min	Max	Min	Max	Notes	
1	TwAS	AS Low Width	70a	2000a	50a	2000a		
2	TsA(AS)	Address to AS t Setup Time	30a		10a		1	
3	ThA(AS)	Address to AS † Hold Time	50a		30a		1	
4	TsA(DS)	Address to DS ↓ Setup Time	130 ^b		100b		1	
5	TsCSO(AS)	CS ₀ to AS † Setup Time	0р		0р		1	
6	ThCSO(AS)	CS₀ to AS † Hold Time	60a		40b		1	
7	TdAS(DS)	ĀŠ † to ŌŠ ↓ Delay	85 ^b		55b		1	
8	TsCS1(DS)	CS ₁ to DS ↓ Setup time	100a		80p			
9	TsRWR(DS)	R/W (Read) to DS ↓ Setup Time	100a		80a			
10	TsRWW(DS)	R/W (Write) to DS ↓ Setup time	0р		Ор			
11	TwDS	DS Low Width	390b		250b			
12	TsDW(DSf)	Write Data to DS ↓ Setup Time	30p		20b			
13	TdDS(DRV)	DS (Read) ↓ to Address Data Bus Driven	Ор		Оp			
14	TdDSf(DR)	DS I to Read Data Valid Delay		250b		180 ^b		
15	ThDW(DS)	Write Data to DS † Hold Time	30p		20b			
16	TdDSr(DR)	DS to Read Data Not Valid Delay	0р		0p			
17	TdDS(DRz)	DS ↑ to Read Data Float Delay		70b		45b	2	
18	ThRW(DS)	R/W to DS t Hold Time	55b		40b			
19	ThCS1(DS)	CS ₁ to DS ↑ Hold Time	55b		40b			
20	TdDS(AS)	DS † to AS ↓ Delay	50b		25b			
21	Trc	Valid Access Recovery Time	1000b		650b		3	
22	TdPM(INT)	Pattern Match to INT Delay (Bit Port)		1+800b		1+800b	6	
23	TdACK(INT)	ACKIN to INT Delay (Port with Handshake)		4+600 ^b		4+600b	4,6	
24	TdCI(INT)	Counter Input to INT Delay (Counter Mode)		1+700 ^b		1+700b	6	
25	TdPC(INT)	PCLK to INT Delay (Timer Mode)		1 + 700 ^b		1+700b	6	
26	TdAS(INT)	AS to INT Delay		300b		d		
27	TsIA(AS)	INTACK to AS † Setup Time	0a		Ор			
28	ThIA(AS)	ÎNTACK to AS † Hold Time	250a		250a			
29	TsAS(DSA)	AS † to DS (Acknowledge) ↓ Setup Time	350b		250b		5	
30	TdDSA(DR)	DS (Acknowledge) I to Read Data Valid Delay		250b		180b		

- 1. Parameter does not apply to Interrupt Acknowledge transactions.
- 2. Float delay is measured to the time when the output has changed 0.5V from steady state with minimum AC load and maximum DC load.

 3. This is the delay from DS † of one CIO access to DS + of another CIO
- A. The delay is from DAV \(^1\) for 3-Wire Input Handshake. The delay is from DAC \(^1\) for 3-Wire Output Handshake. One additional AS cycle is required for ports in the Single Buffered mode.
- The parameters for the devices in any particular daisy chain must meet the following constraint: the delay from AS ↑ to DS ↑ must be greater than the sum of TdAS(IEO) for the highest priority peripheral, TsIEI(DSA) for the lowest priority peripheral, and TdIEI(IEO) for each peripheral separating them in the chain.
- 6. Units equal to AS cycle + ns.
- † Units in nanoseconds, except as noted.

Parameter Test Status:

- a Tested
- b Guaranteed
- Guaranteed by characterization/design
- d Parameter not tested, not guaranteed

AC CHARACTERISTICS (Continued)

T-52-33-05

			4 M	Hz	6 N	lHz	
Number	Symbol	Parameter	Min	Max	Min	Max	Notes†
31	Twdsa	DS (Acknowledge) Low Width	390p		250b		
32	TdAS(IEO)	AS ↑ to IEO ↓ Delay (INTACK Cycle)		350ხ		250b	5
33	TdlEl(IEO)	IEI to IEO Delay		150b		100b	5
34	TsiEI(DSA)	IEO to DS (Acknowledge) ↓ Setup Time	100 ^b		70b		5
35	ThiEl(DSA)	IEI to DS (Acknowledge) † Hold Time	100 ^b		70b		
36	TdDSA(INT)	DS (Acknowledge) I to INT † Delay		600p		600p	

NOTES:


- 1. Parameter does not apply to Interrupt Acknowledge transactions.
- 2. Float delay is measured to the time when the output has changed 0.5V from steady state with minimum AC load and maximum DC load.

 3. This is the delay from DS t of one ClO access to DS t of another ClO
- The delay is from DAV I for 3-Wire Input Handshake. The delay is from DAC 1 for 3-Wire Output Handshake. One additional AS cycle is required for ports in the Single Buffered mode.

Parameter Test Status:

- a Tested
- b Guaranteed
- c Guaranteed by characterization/design d Parameter not tested, not guaranteed

- 5. The parameters for the devices in any particular daisy chain must meet the following constraint: the delay from AS † to DS † must be greater than the sum of TdAS(IEO) for the highest priority peripheral, TsIEI(DSA) for the lowest priority peripheral, and TdIEI(IEO) for each peripheral separating them in the chain.
- 6. Units equal to AS cycle + ns.
- † Units in nanoseconds, except as noted.



AC CHARACTERISTICS (Continued)

T-52-33-05

		_	4 N	AHz	6 M	lHz	
Number	Symbol	Parameter	Min	Max	Min	Max	Notes*†
1	TsDI(ACK)	Data Input to ACKIN ↓ Setup time	0p		0p		
2	ThDI(ACK)	Data Input to ACKIN I Hold Time—Strobed Handshake	500b		d		
3	TdACKf(RFD)	ACKIN ↓ to RFD ↓ Delay	0p		Op		
4	Twacki	ACKIN Low Width—Strobed Handshake	250b		d		
5	TwACKh	ACKIN High Width—Strobed Handshake	250b		ď		
6	TdRFDr(ACK)	RFD † to ACKIN ↓ Delay	Оp		0р		
7	TsDO(DAV)	Data Out to DAV ↓ Setup Time	25b		20b		1
8	TdDAVf(ACK)	DAV I to ACKIN I Delay	0р		ОÞ		•
9	ThDO(ACK)	Data Out to ACKIN ↓ Hold Time	1b		1 b		2
10	TdACK(DAV)	ACKIN I to DAV ↑ Delay	1b		1b		2
11	ThDI(RFD)	Data Input to RFD I Hold Time—Interlocked Handshake	0р		0p		2
12	TdRFDf(ACK)	RFD I to ACKIN ↑ Delay—Interlocked Handshake	0р		0p		
13	TdACKr(RFD)	ACKIN † (DAV †) to RFD † Delay—Interlocked and 3-Wire					
		Handshake	Оp		Ор		
14	TdDAVr(ACK)	DAV to ACKIN t (RFD t)—Interlocked and 3-Wire					
		Handshake	Op		Ор		
15	TdACK(DAV)	ACKIN ↑ (RFD †) to DAV ↓ Delay—Interlocked and 3-Wire					
		Handshake	Ор		Ор		
16	TdDAVIf(DAC)	DAV I to DAC ↑ Delay—Input 3-Wire Handshake	Ор		0р		
17	ThDI(DAC)	Data Input to DAC † Hold Time—3-Wire Handshake	0р	-	Ор		
18	TdDACOr(DAV)	DAC f to DAV f Delay—Input 3-Wire Handshake	0р		Op		
19	TdDAVir(DAC)	DAV to DAC to Delay—Input 3-Wire Handshake	Ор		0р		
20	TdDAVOf(DAC)	DAV I to DAC † DelayOutput 3-Wire Handshake	Ор		0p		
21	ThDO(DAC)	Data Output to DAC † Hold Time—3-Wire Handshake	1b		1b		2
22	TdDACIr(DAV)	DAC † to DAV † DelayOutput 3-Wire Handshake	1b		1b		-
23	TdDAVOr(DAC)	DAV to DAC I Delay—Output 3-Wire Handshake	Оp		0b		

Parameter Test Status:

NOTES:

1. This time can be extended through the use of the deskew timers.


2. Units equal to AS cycle.

* All timing references assume 2.0V for a logic "1" and 0.8V for a logic "0".

† Units in nanoseconds (ns), except as noted.

a Tested
b Guaranteed
c Guaranteed by Characterization/Design
d Parameter Not Tested, Not Guaranteed

COUNTER/TIMER TIMING



T-52-33-05

				AHz	6 !	MHz	
Number	Symbol	Parameter	Min	Max	Min	Max	Notes*1
1	TcPC	PCLK Cycle Time	250a	4000a	165a	4000a	1
. 2	TwPCh	PCLK High Width	105 ^b	2000a	70b	2000a	
3	TwPCI	PCLK Low Width	105a	2000a	70a	2000a	
4	TfPC	PCLK Fall Time		20b		10a	
5	TrPC	PCLK Rise Time		20b		15b	
6	TcCl	Counter Input Cycle Time	500b		330b		
7	TCIh	Counter Input High Width	230b		150b		
8	TwCII	Counter Input Low Width	230b		150b		
9	TfCI	Counter Input Fall Time		20b		15 ^b	
10	TrCl	Counter Input Rise Time		20b		15 ^b	
11	TsTI(PC)	Trigger Input to PCLK ↓ Setup Time (Timer Mode)	150 ^b			d	2
12	TsTI(CI)	Trigger Input to Counter Input ↓ Setup Time					
		(Counter Mode)	150 ^b			d	2
13	TwTl	Trigger Input Pulse Width (High or Low)	500p			d	
14	TsGI(PC)	Gate Input to PCLK ↓ Setup Time (Timer Mode)	100b			d.	2
15	TsGI(CI)	Gate Input to Counter Input ↓ Setup Time	400h			d	
		(Counter Mode)	100b				2
16	ThGI(PC)	Gate Input to PCLK ↓ Hold Time (Timer Mode)	100b			, d	2
17	ThGI(CI)	Gate Input to Counter Input I Hold Time (Counter Mode)	100b			d	2.
18	TdPC(CO)	PCLK To Counter Output Delay (Timer Mode)		475b		đ	
19	TdCl(CO)	Counter Input to Counter Output Delay (Counter Mode)		475b		d	

Parameter Test Status:

2014-025

2256

G-11

^{1.} PCLK is only used with the counter/timers (in Timer mode), the deskew timers, and the REQUEST/WAIT logic. If these functions are not used, the PCLK input can be held low.

These parameters must be met to guarantee the trigger or gate is valid for the next counter/timer cycle.
 All timing references assume 2.0V for a logic "1" and 0.8V for a logic "0".

[†] Units in nanoseconds (ns), except as noted.


a Tested

b Guaranteed

c Guaranteed by Characterization/Design d Parameter Not Tested, Not Guaranteed

REQUEST/WAIT TIMING

T-52-33-05



		_		4 MHz		6 MHz	
Number	Symbol	Parameter	Min	Max	Min	Max	Notes*†
1	TdDS(REQ)	DS I to REQ I Delay		500b		d	
2	TdDS(WAIT)	DS I to WAIT I Delay		500b		ď	
3	TdPC(REQ)	PCLK ↓ to REQ ↑ Delay		300p		d	
4	TdPC(WAIT)	PCLK I to WAIT ↑ Delay		300p		ď	
5	TdACK(REQ)	ACKIN ↓ to REQ † Delay		3+2		d	
				+1000b		d	1,2
6	TdACK(WAIT)	ACKIN ↓ to WAIT ↑ Delay		10+600 ^b		d	3

NOTES:

- 1. The Delay is from DAC † for the 3-Wire Input Handshake. The delay is from DAC † for the 3-Wire Output Handshake.


 2. Units equal to AS cycles + PCLK cycles + ns.

- 3. Units equal to PCLK cycles + ns.

 All timing references assume 2.0V for a logic "1" and 0.8V for a logic "0".

 Units in nanoseconds (ns), except as noted.

RESET TIMING



			41	ИHz	61	//Hz	
Number Symbol	Symbol	Parameter	Min	Max	Min	Max	Notes*†
1	TdDSQ(AS)	Delay from DS † to AS ↓ for No Reset	40b		15b		
2	TdASQ(DS)	Delay from AS ↑ to DS ↓ for No Reset	50b		30p		
3	Twres	Minimum Width of $\overline{\rm AS}$ and $\overline{\rm DS}$ both Low for Reset	250a		170a		1

- NOTES:

 1. Internal circuitry allows for the reset provided by the Z8 (\overline{DS} held Low while \overline{AS} pulses) to be sufficient.

 * All timing references assume 2.0V for a logic "1" and 0.8V for a logic "0".

 † Units in nanoseconds (ns).

Parameter Test Status:

- a Tested
- b Guaranteed
- c Guaranteed by Characterization/Design d Parameter Not Tested, Not Guaranteed


10

2257

G-12

2014-026, 027

MISCELLANEOUS PORT TIMING



03

D

T-52-33-05

			4 M	Hz	6 N	lHz	
Number	Symbol	Parameter	Min	Max	Min	Max	Notes*†
1	Trl	Any Input Rise Time		100 ^b		100b	
2	Tfl	Any Input Fall Time		100b		100b	
3	Tw1's	1's Catcher High Width	250 ^b		170b		`1
4	TwPM	Pattern Match Input Valid (Bit Port)	750b		500b		
5	TsPMD	Data Latched on Pattern Match Setup Time (Bit Port)	Ор		0р		
6	ThPMD	Data Latched on Pattern Match Hold Time (Bit Port)	1000b		650b		


- NOTES:

 1. If the input is programmed inverting, a Low-going pulse of the same width will be detected.

 All timing references assume 2.0V for a logic "1" and 0.8V for a logic "0".

 † Units in nanoseconds (ns), except as noted.

BIDIRECTIONAL PORT TIMING



			48	ИHz	6 8	AHz	
Number	Symbol	Parameter	Min	Max	Min	Max	Notes*†
1	TdlOr(DAV)	I/O f to RFD/DAV High Delay		500b		500b	
2	TdlOr(DRZ)	I/Ō † to Data Float Delay		500b		500b	
3	TdlOr(ACK)	I/O t to ACKIN ↓ Delay					2
4	TdlOf(RFD)	I/O i to RFD/DAV High Delay		500b		500b	
5	TdIOf(DAV)	I/O ↓ to RFD/DAV ↓ Delay	ვხ		ЗÞ		1
6	TdDO(IO)	I/O	2b		2b		1

- NOTES:

 1. Units equal to AS cycles.

 2. Minimum delay is four AS cycles or one AS cycle after the corresponding IP is cleared, whichever is longer.

 * All timing references assume 2.0V for a logic "1" and 0.8V for a logic "0".

 † Units in nanoseconds (ns).

Parameter Test Status:

- a Tested
- b Guaranteed
- C Guaranteed by Characterization/Design Design Parameter Not Tested, Not Guaranteed

2014-028, 029

2258

6-13

PIN DESCRIPTION

AD₀-AD₇. Z-BUS Address/Data lines (bidirectional/3-state). These multiplexed Address/Data lines are used for transfers between the CPU and Z-CIO.

 $\overline{\text{AS}^*}$. Address Strobe (Input, active Low). Addresses, INTACK, and $\overline{\text{CS}}_0$ are sampled while $\overline{\text{AS}}$ is Low.

 $\overline{\text{CS}_0}$ and CS_1 . Chip Select 0 (input, active Low) and Chip Select 1 (input, active High). $\overline{\text{CS}_0}$ and CS_1 must be Low and High, respectively, in order to select a device. $\overline{\text{CS}_0}$ is latched by $\overline{\text{AS}}$.

DS*. Data Strobe (input, active Low). DS provides timing for the transfer of data into or out of the Z-CiO.

IEI. Interrupt Enable In (input, active High). IEI is used with IEO to form an interrupt daisy chain when there is more than one interrupt-driven device. A High IEI indicates that no other higher priority device has an interrupt under service or is requesting an interrupt.

IEO. Interrupt Enable Out (output, active High). IEO is High only if IEI is High and the CPU is not servicing an interrupt from the requesting Z-CIO or is not requesting an interrupt (Interrupt Acknowledge cycle only). IEO is connected to the next lower priority device's IEI input and thus inhibits interrupts from lower priority devices.

*When AS and DS are detected Low at the same time (normally an illegal condition), the Z-CiO is reset.

1-22-33-05

INT. Interrupt Request (output, open-drain, active Low). This signal is pulled Low when the Z-CIO requests an interrupt.

INTACK. Interrupt Acknowledge (input, active Low). This signal indicates to the Z-CIO that an Interrupt Acknowledge cycle is in progress. INTACK is sampled while AS is Low.

PA₀-PA₇. Port A I/O lines (bidirectional, 3-state, or open-drain). These eight I/O lines transfer information between the Z-CIO's Port A and external devices.

PB₀-PB₇. Port B I/O lines (bidirectional, 3-state, or open-drain). These eight I/O lines transfer information between the Z-CIO's Port B and external devices. May also be used to provide external access to Counter/Timers 1 and 2.


PC₀-PC₃. Port C I/O lines (bidirectional, 3-state, or open-drain). These four I/O lines are used to provide handshake, WAIT, and REQUEST lines for Ports A and B or to provide external access to Counter/Timer 3 or access to the Z-CIO's Port C.

PCLK. (input, TTL-compatible). This is a peripheral clock that may be, but is not necessarily, the CPU clock. It is used with timers and REQUEST/WAIT logic.

 R/\overline{W} . Read/Write (input). R/\overline{W} indicates that the CPU is reading from (High) or writing to (Low) the Z-CIO.

PACKAGE PINOUTS

T-52-33-05






Figure 4. Pin Functions

Figure 5. 40-pin Dual-In-Line Package (DIP), Pin Assignments




Figure 6. 44-pin Chip Carrier, Pin Assignments

MIL-STD-883 MILITARY PROCESSED PRODUCT

T-52-33-05

- Mil-Std-883 establishes uniform methods and procedures for testing microelectronic devices to insure the electrical, mechanical, and environmental integrity and reliability that is required for military applications.
- Mil-Std-883 Class B is the industry standard product assurance level for military ground and aircraft application.
- The total reliability of a system depends upon tests that are designed to stress specific quality and reliability concerns that affect microelectronic products.
- The following tables detail the 100% screening and electrical tests, sample electrical tests, and Qualification/Quality Conformance testing required.

Zilog Military Product Flow




Table I MIL-STD-883 Class B Screening Requirements Method 5004

Test		Mil-Std-883 Method	Test Condition	Requiremen
Internal Visual		2010	Condition B	100%
Stabilization Bake		1008	Condition C	100%
Temperature Cycle		1010	Condition C	100%
Constant Acceleration (Centrifuge) 2001		Condition E or D ^(Note 1) , Y ₁ Axis Only	100%	
Initial Electrical Tests			Zilog Military Electrical Specification Static/DC T _C = +25°C	100%
Burn-In		1015	Condition D ^(Note 2) , 160 hours, $T_A = +125$ °C	100%
Interim Electrical Tests			Zilog Military Electrical Specification Static/DC T _C = +25°C	100%
PDA Calculation			PDA = 5%	100%
Final Electrical Tests			Zilog Military Electrical Specification Static/DC T _C = +125°C, -55°C Functional, Switching/AC T _C = +25°C	100%
Fine Leak		1014	Condition A ₂	100%
Gross Leak		1014	Condition C	100%
Quality Conformance I	nspection (QCI)			
	Inspection Lot	5005	(See Table II)	Sample
	Week	5005	(See Table III)	Sample
	dically (Note 3)	5005	(See Table IV)	Sample
Group D Period	dically (Note 3)	5005	(See Table V)	Sample
External Visual		2009		100%
QA-Ship				100%

NOTES:

^{1.} Applies to larger packages which have an inner seal or cavity perimeter of two inches or more in total length or have a package mass of >5 grams.

2. In process of fully implementing of Condition D Burn-in Circuits. Contact factory for copy of specific burn-in circuit available.

3. Performed periodically as required by Mil-Std-883, paragraph 1.2.1 b(17).

Table II Group A Sample Electrical Tests MIL-STD-883 Method 5005

T-52-33-05

Subgroup	Tests	Temperature (T _C)	LTPD Max Accept = 2
Subgroup 1	Static/DC	+25°C	2
Subgroup 2	Static/DC	+ 125°C	3
Subgroup 3	Static/DC	−55°C	5
Subgroup 7	Functional	+25°C	2
Subgroup 8	Functional	-55°C and +125°C	5
Subgroup 9	Switching/AC	+25°C	2
Subgroup 10	Switching/AC	+125°C	3
Subgroup 11	Switching/AC	-55°C	5

NOTES:

<sup>The specific parameters to be included for tests in each subgroup shall be as specified in the applicable detail electrical specification. Where no parameters have been identified in a particular subgroup or test within a subgroup, no Group A testing is required for that subgroup or test.
A single sample may be used for all subgroup testing. Where required size exceeds the lot size, 100% inspection shall be allowed.
Group A testing by subgroup or within subgroups may be performed in any sequence unless otherwise specified.</sup>

Table III Group B
Sample Test Performed Every Week to
Test Construction and insure integrity of Assembly Process.
MIL-STD-883 Method 5005

Subgroup	Mil-Std-883 Method	Test Condition	Quantity or LTPD/Max Accept
Subgroup 1			
Physical Dimensions	2016		2/0
Subgroup 2			
Resistance to Solvents	2015		4/0
Subgroup 3			
Solderability	2003	Solder Temperature +245°C ± 5°C	15(Note 1)
Subgroup 4			·····
Internal Visual and Mechanical	2014		1/0
Subgroup 5			
Bond Strength	2011	С	15(Note 2)
Subgroup 6 ^(Note 3)			
Internal Water Vapor Content	1018	1000 ppm. maximum at +100°C	3/0 or 5/1
Subgroup 7 ^(Note 4)			
Seal	1014		5
7a) Fine Leak 7b) Gross Leak		7a) A ₂	
		7b) C	
Subgroup 8(Note 5)	2015	79 - A 499 F1 A 1 1	
Electrostatic Discharge Sensitivity	3015	Zilog Military Electrical Specification	
		Static/DC T _C = +25°C	
		A = 20-2000V	
		B = >2000V	15/0
		Zilog Military Electrical	
		Specification	
		Static/DC T _C = +25°C	

- 1. Number of leads inspected selected from a minimum of 3 devices.

- Number of bond pulls selected from a minimum of 3 devices.
 Test applicable only if the package contains a dessicant.
 Test not required if either 100% or sample seal test is performed between final electrical tests and external visual during Class B screening.
 Test required for initial qualification and product redesign.

Table IV Group C
Sample Test Performed Periodically to Verify Integrity of the Die.
MIL-STD-883 Method 5005

Subgroup	Mil-Std-883 Method	Test Condition	Quantity or LTPD/Max Accept
Subgroup 1			
Steady State Operating Life	1005	Condition D ^(Note 1) , 1000 hours at + 125°C	5
End Point Electrical Tests		Zilog Military Electrical Specification T _C = +25°C, +125°C, -55°C	
Subgroup 2			
Temperature Cycle	1010	Condition C	
Constant Acceleration (Centrifuge)	2001	Condition E or D(Note 2), Y1 Axis Only	
Seal	1014	•	15
2a) Fine Leak		2a) Condition A ₂	10
2b) Gross Leak		2b) Condition C	
Visual Examination	1010 or 1011		
End Point Electrical Tests		Zilog Military Electrical Specification T _C = +25°C, +125°C, -55°C	

NOTE:

In process of fully implementing Condition D Burn-In Circuits. Contact factory for copy of specific burn-in circuit available.
 Applies to larger packages which have an inner seal or cavity perimeter of two inches or more in total length or have a package mass of >5 grams.

Table V Group D
Sample Test Performed Periodically to Insure Integrity of the Package.
• MIL-STD-883 Method 5005

MIL-STD-88	3 Method 5005	
Mil-Std-883 Method	Test Condition	Quantity or LTPD/Max Accep
2016		15
2004	Condition B ₂ or D ^(Note 1)	15
1011	Condition B minimum, 15 cycles minimum	
1010	Condition C, 100 cycles minimum	15
1004	·	
1014	3a) Condition A₂ 3b) Condition C	
1004 or 1010		
	Zilog Military Electrical Specification T _C = +25°C, +125°C, -55°C	
2002	Condition B minimum	
2007	Condition A minimum	
2001	Condition E or D(Note 2), Y1 Axis Only	15
1014	4a) Condition A₂ 4b) Condition C	
1010 or 1011	•	
	Zilog Military Electrical Specification T _C = +25°C, +125°C, -55°C	
1009	Condition A minimum	
1014	5a) Condition A ₂ 5b) Condition C	15
1009	•	
1018	5,000 ppm. maximum water content at +100°C	3/0 or 5/1
2025		15(Note 4)
2024		5/0
	Mil-Std-883 Method 2016 2004 1011 1010 1004 1014 1004 or 1010 2002 2007 2001 1014 1010 or 1011 1009 1018 2025	Method Test Condition 2016 2004 Condition B₂ or D(Note 1) 1011 Condition B minimum, 15 cycles minimum 1010 Condition C, 100 cycles minimum 1004 3a) Condition A₂ 3b) Condition C 1004 or 1010 Zilog Military Electrical Specification Tc = +25°C, +125°C, −55°C 2002 Condition B minimum 2007 2007 Condition A minimum 2001 2001 Condition E or D(Note 2), Y₁ Axis Only 4a) Condition C 1010 1014 4a) Condition A₂ 4b) Condition C 1009 Condition A minimum 1014 5a) Condition A minimum 2014 5a) Condition A minimum 2014 5a) Condition C 1009 1018 5,000 ppm. maximum water content at + 100°C 2025


- NOTES:


 1. Lead Integrity Condition D for leadless chip carriers.

 2. Applies to larger packages which have an inner seal or cavity perimeter of two inches or more in total length or have a package mass of >5 grams.
- Not applicable to leadless chip carriers.
 LTPD based on number of leads.
 Not applicable for solder seal packages.


PACKAGE INFORMATION

T-52-33-05






40-Pin Ceramic Dual In-line Package (DIP)



44-Pin Ceramic Leadless Chip Carrier (LCC)

ZILOG ORDERING INFORMATION



AVAILABLE MILITARY PRODUCTS

Z8036 Z-CIO, 4.0 MHz

 40-pin DIP
 44-pin LCC

 Z8036 CM
 Z8036 LM

 Z8036 CMBC
 Z8036 LMBC

Z8036A Z-CIO, 6.0 MHz

 40-pin DIP
 44-pin LCC

 Z8036A CM
 Z8036A LM

 Z8036A CMBC
 Z8036A LMBC