

Product Specification

October 1988

T-75-37-07

Z80C30 CMOS Z-BUS SCC/ Z85C30 CMOS SCC Serial Communications Controller

Features

- Low power CMOS.
- Pin compatible to NMOS versions.
- Two independent, 0 to 2.5M bit/second, full-duplex channels, each with a separate crystal oscillator, baud rate generator, and Digital Phase-Locked Loop for clock recovery.
- Multi-protocol operation under program control; programmable for NRZ, NRZI, or FM data encoding.
- Asynchronous mode with five to eight bits and one, one and one—half, or two stop bits per character, programmable clock factor; break detection and generation; parity, overrun, and framing error detection.
- Synchronous mode with internal or external character synchronization on one or two synchronous characters and CRC generation and checking with CRC-16 or CRC-CCITT preset to either 1s or 0s.
- SDLC/HDLC mode with comprehensive frame—level control, automatic zero insertion and deletion, I—field residue handling, abort generation and detection, CRC generation and checking, and SDLC Loop mode operation.
- Local Loopback and Auto Echo modes.
- Supports T1 digital trunk.
- Enhanced DMA support
 - -10 X 19-bit status FIFO
 - 14-bit byte counter

General Description

The Z80C30/Z85C30 CMOS SCC Serial Communications Controller is a CMOS version of the industry standard NMOS SCC. It is a dual channel, multi-protocol data communications peripheral that easily interfaces to CPU's with either multiplexed or non-multiplexed address/data buses. The advanced CMOS process offers lower power consumption, higher performance, and superior noise immunity. The programming flexibility of the internal registers allows the SCC to be configured to satisfy a wide variety of serial communications applications. The many on-chip features such as baud rate generators, digital phase locked loops, and crystal oscillators dramatically reduce the need for external logic. Additional features including a 10 X 19-bit status FIFO and 14-bit byte counter were added to support high speed SDLC transers using DMA controllers.

The SCC handles asynchronous formats, synchronous byte—oriented protocols such as IBM Bisync, and synchronous bit—oriented protocols such as HDLC and IBM SDLC. This versatile device supports virtually any serial data transfer application (cassette, diskette, tape drives, etc.).

The device can generate and check CRC codes in any synchronous mode and can be programmed to check data integrity in various modes. The SCC also has facilities for modem controls in both channels. In applications where these controls are not needed, the modem controls can be used for general—purpose I/O.

The daisy-chain interrupt hierarchy is also supported--as is standard for Zilog peripheral components.




Figure 1a. Pin Functions, Z85C30

Figure 1b. Pin Functions, Z80C30




Figure 2a. DIP Pin Assignments, Z85C30

Figure 2b. DIP Pin Assignments, Z80C30




Figure 2c. Chip Carrier Pin Assignments, Z85C30 Figure 2d. Chip Carrier Pin Assignments, Z80C30

Pin Description

The following section describes the pin functions common to the Z85C30 and the Z80C30. Figures 1 and 2 detail the respective pin functions and pin assignments.

CTSA, CTSB. Clear To Send (inputs, active Low). If these pins are programmed as Auto Enables, a Low on the inputs enables the respective transmitters. If not programmed as Auto Enables, they may be used as general—purpose inputs. Both inputs are Schmitt—trigger buffered to accommodate slow rise—time inputs. The SCC detects pulses on these inputs and can interrupt the CPU on both logic level transitions,

DCDA, DCDB. Data Carrier Detect (inputs, active Low). These pins function as receiver enables if they are programmed for Auto Enables; otherwise they may be used as general—purpose input pins. Both pins are Schmitt—trigger buffered to accommodate slow rise—time signals. The SCC detects pulses on these pins and can and can interrupt the CPU on both logic level transitions.

DTR/REQA, DTR/REQB. Data Terminal Ready/Request (outputs, active Low). These outputs follow the state programmed into the DTR bit. They can also be used as general-purpose outputs or as Request lines for a DMA controller.

IEI. Interrupt Enable In (input, active High). IEI is used with IEO to form an interrupt daisy-chain when there is more than one interrupt driven device. A High IEI indicates that no other higher priority device has an interrupt under service or is requesting an interrupt.

IEO. Interrupt Enable Out (output, active High). IEO is High only if IEI is High and the CPU is not servicing an SCC interrupt or the SCC is not requesting an interrupt (Interrupt Acknowledge cycle only). IEO is connected to the next lower priority device's IEI input and thus inhibits interrupts from lower priority devices.

INT. Interrupt Request (output, open-drain, active Low). This signal is activated when the SCC requests an interrupt.

INTACK. Interrupt 'Acknowledge (input, active Low). This signal indicates an active Interrupt Acknowledge cycle. During this cycle, the SCC interrupt daisy chain settles. When RD or DS becomes active, the SCC places an interrupt vector on the data bus (if IEI is High). INTACK is latched by the rising edge of PCLK.

PCLK. Clock (input). This is the master SCC clock used to synchronize internal signals. PCLK is a TTL level signal. PCLK is not required to have any phase relationship with the master system clock.

RxDA, RxDB. Receive Data (inputs, active High). These input signals receive serial data at standard TTL levels.

RTxCA RTxCB. Receive/Transmit Clocks (inputs, active Low). These pins can be programmed in several different modes of operation. In each channel, RTxC may supply the receive clock, the transmit clock, the clock for the baud rate generator, or the clock for the Digital Phase—Locked Loop. These pins can also be programmed for use with the respective SYNC pins as a crystal oscillator. The receive clock may be 1, 16, 32, or 64 times the data rate in Asynchronous modes.

RTSA, RTSB. Request To Send (outputs, active Low). When the Request To Send (RTS) bit in Write Register 5 (Figure 11) is set, the RTS signal goes Low. When the RTS bit is reset in the Asynchronous mode and Auto Enable is on, the signal goes High after the transmitter is empty. In Synchronous mode or in Asynchronous mode with Auto Enable off, the RTS pin strictly follows the state of the RTS bit. Both pins can be used as general—purpose outputs.

SYNCA, SYNCB. Synchronization (inputs or outputs, active Low). These pins can act either as inputs, outputs, or part of the crystal oscillator circuit. In the Asynchronous Receive mode (crystal oscillator option not selected), these pins are inputs similar to CTS and DCD. In this mode, transitions on these lines affect the state of the Synchronous/Hunt status bits in Read Register 0 (Figure 10) but have no other function.

In External Synchronization mode with the crystal oscillator not selected, these lines also act as inputs. In this mode, SYNC must be driven Low two receive clock cycles after the last bit in the synchronous character is received. Character assembly begins on the rising edge of the receive clock immediately preceding the activation of SYNC.

In the Internal Synchronization mode (Monosync and Bisync) with the crystal oscillator not selected, these pins act as outputs and are active only during the part of the receive clock cycle in which synchronous characters are recognized. The synchronous condition is not latched, so these outputs are active each time a synchronization pattern is recognized (regardless of character boundaries). In SDLC mode, these pins act as outputs and are valid on receipt of a flag.

TxDA, TxDB. Transmit Data (outputs, active High). These output signals transmit serial data at standard TTL levels.

TRXCA, TRXCB. Transmit/Receive Clocks (inputs or outputs, active Low). These pins can be programmed

in several different modes of operation. TRxC may supply the receive clock or the transmit clock in the input mode or supply the output of the Digital Phase—Locked Loop, the crystal oscillator, the baud rate generator, or the transmit clock in the output mode.

W/REQA, W/REQB. Wait/Request (outputs, open-drain when programmed for a Wait function, driven High or Low when programmed for a Request function). These dual-purpose outputs may be programmed as Request lines for a DMA controller or as Wait lines to synchronize the CPU to the SCC data rate. The reset state is Wait.

Z85C30

 A/\overline{B} . Channel A/Channel B (input). This signal selects the channel in which the read or write operation occurs.

CE. Chip Enable (input, active Low). This signal selects the SCC for a read or write operation.

D₀-D₇. Data Bus (bidirectional, 3-state). These lines carry data and commands to and from the SCC.

D/C. Data/Control Select (input). This signal defines the type of information transferred to or from the SCC. A High means data is transferred; a Low indicates a command.

RD. Read (input, active Low). This signal indicates a read operation and when the SCC is selected, enables the SCC's bus drivers. During the Interrupt Acknowledge cycle, this signal gates the interrupt vector onto the bus if the SCC is the highest priority device requesting an interrupt.

WR. Write (input, active Low). When the SCC is selected, this signal indicates a write operation. The coincidence of RD and WR is interpreted as a reset.

Z80C30

AD₀-AD₇. Address/Data Bus (bidirectional, active High, 3-state). These multiplexed lines carry register addresses to the SCC as well as data or control information.

AS. Address Strobe (input, active Low). Addresses on AD₀-AD₇ are latched by the rising edge of this signal.

 $\overline{\text{CS}}_0$. Chip Select 0 (input, active Low). This signal is latched concurrently with the addresses on $\text{AD}_0\text{--}\text{AD}_7$ and must be active for the intended bus transaction to occur.

CS₁. Chip Select 1 (input, active High). This second select signal must also be active before the intended bus transaction can occur. CS₁ must remain active throughout the transaction.

 $\overline{\text{DS}}$. Data Strobe (input, active Low). This signal provides timing for the transfer of data into and out of the SCC. If $\overline{\text{AS}}$ and $\overline{\text{DS}}$ coincide, this is interpreted as a reset.

 R/\overline{W} . Read/Write (input). This signal specifies whether the operation to be performed is a read or a write.

Functional Description

The functional capabilities of the SCC can be described from two different points of view: as a data communications device, it transmits and receives data in a wide variety of data communications protocols; as a microprocessor peripheral, the SCC offers valuable features such as vectored interrupts, polling, and simple handshake capability.

Data Communications Capabilities. The SCC provides two independent full-duplex channels programmable for use in any common Asynchronous or Synchronous data communication protocol. Figure 3 and the following description briefly detail these protocols.

Asynchronous Modes. Transmission and reception can be accomplished independently on each channel with five to eight bits per character, plus optional even or odd parity. The transmitters can supply one, one—and—one—half, or two stop bits per character and can

provide a break output at any time. The receiver break—detection logic interrupts the CPU both at the start and at the end of a received break. Reception is protected from spikes by a transient spike—rejection mechanism that checks the signal one—half a bit time after a Low level is detected on the receive data input (RxDA or RxDB in Figure 1). If the Low does not persist (as in the case of a transient), the character assembly process does not start.

Framing errors and overrun errors are detected and buffered together with the partial character on which they occur. Vectored interrupts allow fast servicing or error conditions using dedicated routines. Furthermore, a built—in checking process avoids the interpretation of a framing error as a new start bit: a framing error results in the addition of one—half a bit time to the point at which the search for the next start bit begins.




Figure 3. Some SCC Protocols

The SCC does not require symmetric transmit and receive clock signals—a feature allowing use of the wide variety of clock sources. The transmitter and receiver can handle data at a rate of 1, 1/16, 1/32, or 1/64 of the clock rate supplied to the receive and transmit clock inputs. In Asynchronous modes, the SYNC pin may be programmed as an input used for functions such as monitoring a ring indicator.

Synchronous Modes. The SCC supports both byteoriented and bit-oriented synchronous communication. Synchronous byte-oriented protocols can be handled in several modes, allowing character synchronization with a 6-bit or 8-bit synchronous character (Monosync), any 12-bit synchronization pattern (Bisync), or with an external synchronous signal. Leading sync characters can be removed without interrupting the CPU.

Five— or 7—bit synchronous characters are detected with 8— or 16—bit patterns in the SCC by overlapping the larger pattern across multiple incoming synchronous characters as shown in Figure 4.

CRC checking for Synchronous byte—oriented modes is delayed by one character time so that the CPU may disable CRC checking on specific characters. This permits the implementation of protocols such as IBM Bysinc.

Both CRC-16 ($X^{16} + X^{15} + X^2 + 1$) and CCITT ($X^{16} + X^{12} + X^5 + 1$) error checking polynomials are supported. Either polynomial may be selected in all Synchronous modes. Users may preset the CRC generator and checker to all 1s or all 0s. The SCC also provides a feature that automatically transmits CRC data when no other data is available for transmission.

This allows for high speed transmissions under DMA control, with no need for CPU intervention at the end of a message. When there is no data or CRC to send in Synchronous modes, the transmitter inserts 6-, 8-, or 16-bit synchronous characters, regardless of the programmed character length.

The SCC supports Synchronous bit—oriented protocols, such as SDLC and HDLC, by performing automatic flag sending, zero insertion, and CRC generation. A special command can be used to abort a frame in transmission. At the end of a message, the SCC automatically transmits the CRC and trailing flag when the transmitter underruns. The transmitter may also be programmed to send an idle line consisting of continuous flag characters or a steady marking condition.

If a transmit underrun occurs in the middle of a message, as external/status interrupt warns the CPU of this status change so that an abort may be issued. The SCC may also be programmed to send an abort itself in case of an underrun, relieving the CPU of this task. One to eight bits per character can be sent, allowing reception of a message with no prior information about the character structure in the information field of a frame.

The receiver automatically acquires synchronization on the leading flag of a frame in SDLC or HDLC and provides a synchronization signal on the SYNC pin (an interrupt can also be programmed). The receiver can be programmed to search for frames addressed by a single byte (or four bits within a byte) of a user—selected address or to a global broadcast address. In this mode, frames not matching either the user—selected or broadcast address are ignored. The number of address




Figure 4. Detecting 5- or 7-Bit Synchronous Characters

bytes can be extended under software control. For receiving data, an interrupt on the first received character, or an interrupt on every character, or on special condition only (end—of—frame) can be selected. The receiver automatically deletes all 0s inserted by the transmitter during character assembly. CRC is also calculated and is automatically checked to validate frame transmission. At the end of transmission, the status of a received frame is available in the status registers. In SDLC mode, the SCC must be programmed to use the SDLC CRC polynomial, but the generator and checker may be preset to all 1s or all 0s. The CRC is inverted before transmission and the receiver checks against the bit pattern 0001110100001111.

NRZ, NRZI or FM coding may be used in any 1x mode. The parity options available in Asynchronous modes are available in Synchronous modes.

The SCC can be conveniently used under DMA control to provide high speed reception or transmission. In reception, for example, the SCC can interrupt the CPU when the first character of a message is received. The CPU then enables the DMA to transfer the message to memory. The SCC then issues an end—of—frame interrupt and the CPU can check the status of the received message. Thus, the CPU is freed for other service while the message is being received. The CPU may also enable the DMA first and have the SCC interrupt only on end—of—frame. This procedure allows all data to be transferred via the DMA.

SDLC Loop Mode. The SCC supports SDLC Loop mode in addition to normal SDLC. In an SDLC Loop, there is a primary controller station that manages the message traffic flow on the loop and any number of secondary stations. In SDLC Loop mode, the SCC performs the functions of a secondary station while an SCC operating in regular SDLC mode can act as a controller (Figure 5).

A secondary station in an SDLC Loop is always listening to the messages being sent around the loop, and in fact must pass these messages to the rest of the loop by re-transmitting them with a one-bit-time




Figure 5. An SDLC Loop

delay. The secondary station can place its own message on the loop only at specific times. The controller signals that secondary stations may transmit messages by sending a special character, called an EOP (End Of Poll), around the loop. The EOP character is the bit pattern 11111110. Because of zero insertion during messages, this bit pattern is unique and easily recognized.

When a secondary station has a message to transmit and recognizes an EOP on the line, it changes the last binary 1 of the EOP to a 0 before transmission. This has the effect of turning the EOP into a flag sequence. The secondary station now places its message on the loop and terminates the message with an EOP. Any secondary stations further down the loop with messages to transmit can then append their messages to the message of the first secondary station by the same process. Any secondary stations without messages to send merely echo the incoming messages and are prohibited from placing messages on the loop (except upon recognizing an EOP).

SDLC Loop mode is a programmable option in the SCC. NRZ, NRZI, and FM coding may all be used in SDLC Loop mode.

Baud Rate Generator. Each channel in the SCC contains a programmable baud rate generator. Each generator consists of two 8-bit time constant registers that form a 16-bit time constant, a 16-bit down counter, and a flip-flop on the output producing a square wave. On startup, the flip-flop on the output is set in a High state, the value in the time constant register is loaded into the counter, and the counter starts counting down. The output of the baud rate generator toggles upon reaching 0, the value in the time constant register is loaded into the counter, and the process is repeated. The time constant may be changed at any time, but the new value does not take effect until the next load of the counter.

The output of the baud rate generator may be used as either the transmit clock, the receive clock, or both. It can also drive the Digital Phase-Locked Loop (see next section).

If the receive clock or transmit clock is not programmed to come from the TRxC pin, the output of the baud rate generator may be echoed out via the TRxC pin.

The following formula relates the time constant to the baud rate where PCLK or RTxC is the baud rate generator input frequency in Hz. The clock mode is 1, 16, 32, or 64 as selected in Write Register 4, bits D6 and D7. Synchronous operation modes should select 1 and Asynchronous should select 16, 32, or 64.

Time Constant = PCLK or RTxC Frequency -2
(Baud Rate) (Clock Mode)

Digital Phase—Locked Loop. The SCC contains a Digital Phase—Locked Loop (DPLL) to recover clock information from a data stream with NRZI or FM encoding. The DPLL is driven by a clock that is nominally 32 (NRZI) or 16 (FM) times the data rate. The DPLL uses this clock, along with the data stream, to construct a clock for the data. This clock may then be used as the SCC receive clock, the transmit clock, or both

For NRZI encoding, the DPLL counts the 32x clock to create nominal bit times. As the 32x clock is counted, the DPLL is searching the incoming data stream for edges (either 1 to 0 or 0 to 1). Whenever an edge is detected, the DPLL makes a count adjustment (during the next counting cycle), producing a terminal count closer to the center of the bit cell.

For FM encoding, the DPLL still counts from 0 to 31, but with a cycle corresponding to two bit times. When the DPLL is locked, the clock edges in the data stream should occur between counts 15 and 16 and between counts 31 and 0. The DPLL looks for edges only during a time centered on the 15 to 16 counting transition.

The 32x clock for the DPLL can be programmed to come from either the \overline{RTxC} input or the output of the baud rate generator. The DPLL output may be programmed to be echoed out of the SCC via the \overline{TRxC} pin (if this pin is not being used as an input).

Data Encoding. The SCC may be programmed to encode and decode the serial data in four different ways (Figure 6). In NRZ encoding, a 1 is represented by a High level and a 0 is represented by a Low level. In NRZI encoding, a 1 is represented by no change in level and a 0 is represented by a change in level. In FM1 (more properly, bi-phase mark), a transition occurs at the beginning of every bit cell. A 1 is represented by an additional transition at the center of the bit cell and a 0 is represented by no additional transition at the center of the bit cell. In FM0 (bi-phase space), a

transition occurs at the beginning of every bit cell. A 0 is represented by an additional transition at the center of the bit cell, and a 1 is represented by no additional transition at the center of the bit cell. In addition to these four methods, the SCC can be used to decode Manchester (bi-phase level) data by using the DPLL in the FM mode and programming the receiver for NRZ data. Manchester encoding always produces a transition at the center of the bit cell. If the transition is 0 to 1, the bit is a 0. If the transition is 1 to 0, the bit is a 1

Auto Echo and Local Loopback. The SCC is capable of automatically echoing everything it receives. This feature is useful mainly in Asynchronous modes, but works in Synchronous and SDLC modes as well. In Auto Echo mode, TxD is RxD. Auto Echo mode can be used with NRZI or FM encoding with no additional delay, because the data stream is not decoded before re-transmission. In Auto Echo mode, the CTS input is ignored as a transmitter enable (although transitions on this input can still cause interrupts if programmed to do so). In this mode, the transmitter is actually bypassed and the programmer is responsible for disabling transmitter interrupts and WAIT/REQUEST on transmit.

The SCC is also capable of local loopback. In this mode TxD is RxD, just as in Auto Echo mode. However, in Local Loopback mode, the internal transmit data is tied to the internal receive data and RxD is ignored (except to be echoed out via TxD). The CTS and DCD inputs are also ignored as transmit and receive enables. However, transitions on these inputs can still cause interrupts. Local Loopback works in Asynchronous, Synchronous and SDLC modes with NRZ, NRZI, or FM coding of the data stream.

I/O Interface Capabilities. The SCC offers the choice of Polling, Interrupt (vectored or nonvectored), and Block Transfer modes to transfer data, status, and control information to and from the CPU. The Block Transfer mode can be implemented under CPU or DMA control.




Figure 6. Data Encoding Methods

Polling. All interrupts are disabled. Three status registers in the SCC are automatically updated whenever any function is performed. For example, end-of-frame in SDLC mode sets a bit in one of these status registers. The idea behind polling is for the CPU to periodically read a status register until the register contents indicate the need for data to be transferred. Only one register needs to be read; depending on its contents, the CPU either writes data, reads data, or continues. Two bits in the register indicate the need for data transfer. An alternative is a poll of the Interrupt Pending register to determine the source of an interrupt. The status for both channels resides in one register.

Interrupts. When an SCC responds to an Interrupt Acknowledge signal (INTACK) from the CPU, an interrupt vector may be placed on the data bus. This vector is written in WR2 and may be read in RR2A or RR2B (Figures 10 and 11).

To speed interrupt response time, the SCC can modify three bits in this vector to indicate status. If the vector is read in Channel A, status is never included; if it is read in Channel B, status is always included.

Each of the six sources of interrupts in the SCC (Transmit, Receive, and External/Status interrupts in both channels) has three bits associated with the interrupt source: Interrupt Pending (IP), Interrupt Under Service (IUS), and Interrupt Enable (IE). Operation of the IE bit is straightforward. If the IE bit is set for a given interrupt source, then that source can request interrupts. The exception is when the MIE (Master Interrupt Enable) bit in WR9 is reset and no interrupts may be requested. The IE bits are write only.

The other two bits are related to the interrupt priority chain (Figure 7). As a microprocessor peripheral, the SCC may request an interrupt only when no higher priority device is requesting one, e.g., when IEI is High. If the device in question requests an interrupt, it pulls down INT. The CPU then responds with INTACK, and the interrupting device places the vector on the data bus

In the SCC, the IP bit signals a need for interrupt servicing. When an IP bit is 1 and the IEI input is High, the INT output is pulled Low, requesting an interrupt. In the SCC, if the IE bit is not set by enabling interrupts, then the IP for that source can never be set. The IP bits are readable in RR3A.

The IUS bits signal that an interrupt request is being serviced. If an IUS is set, all interrupt sources of lower priority in the SCC and external to the SCC are prevented from requesting interrupts. The internal interrupt sources are inhibited by the state of the internal daisy chain, while lower priority devices are inhibited by the IEO output of the SCC being pulled Low and propagated to subsequent peripherals. An IUS bit is set during an Interrupt Acknowledge cycle if there are no higher priority devices requesting interrupts.

There are three types of interrupts: Transmit, Receive, and External/Status. Each interrupt type is enabled under program control with Channel A having higher priority than Channel B, and with Receiver, Transmit, and External/Status interrupts prioritized in that order within each channel. When the Transmit interrupt is enabled, the CPU is interrupted when the transmit buffer becomes empty. (This implies that the transmitter must have had a data character written into it so that it can become empty.) When enabled, the receiver can interrupt the CPU in one of three ways:

- Interrupt on First Receive Character or Special Receive Condition.
- Interrupt on All Receive Characters or Special Receive Condition.
- Interrupt on Special Receive Condition Only.

Interrupt on First Character or Special Condition and Interrupt on Special Condition Only are typically used with the Block Transfer mode. A Special Receive Condition is one of the following: receiver overrun, framing error in Asynchronous mode, end-of-frame in SDLC mode and, optionally, a parity error. The Special




Figure 7. Interrupt Schedule

Receive Condition interrupt is different from an ordinary receive character available interrupt only in the status placed in the vector during the Interrupt Acknowledge cycle. In Interrupt on First Receive Character, an interrupt can occur from Special Receive Conditions any time after the first receive character interrupt.

The main function of the External/Status interrupt is to monitor the signal transitions of the CTS, DCD, and SYNC pins; however, an External/Status interrupt is also caused by a Transmit Underrun condition, or a zero count in the baud rate generator, or by the detection of a Break (Asynchronous mode), Abort (SDLC mode) or EOP (SDLC Loop mode) sequence in the data stream. The interrupt caused by the Abort or EOP has a special feature allowing the SCC to interrupt when the Abort or EOP sequence is detected or terminated. This feature facilitates the proper termination of the current message, correct initialization of the next message, and the accurate timing of the Abort condition in external logic in SDLC mode. In SDLC Loop mode, this feature

allows secondary stations to recognize the wishes of the primary station to regain control of the loop during a poll sequence.

CPU/DMA Block Transfer. The SCC provides a Block Transfer mode to accommodate CPU block transfer functions and DMA controllers. The Block Transfer mode uses the WAIT/REQUEST output in conjuction with the Wait/Request bits in WR1. The WAIT/REQUEST output can be defined under software control as a WAIT line in the CPU Block Transfer mode or as a REQUEST line in the DMA Block Transfer mode.

To a DMA controller, the SCC REQUEST output indicates that the SCC is ready to transfer data to or from memory. To the CPU, the WAIT line indicates that the SCC is not ready to transfer data, thereby requesting that the CPU extend the I/O cycle. The DTR/REQUEST line allows full—duplex operation under DMA control.

Architecture

The SCC internal structure includes two full-duplex channels, two baud rate generators, internal control and interrupt logic, and a bus interface to a nonmultiplexed bus. Associated with each channel are a number of read and write registers for mode control and status information, as well as logic necessary to interface to modems or other external devices (Figure 8).

The logic for both channels provides formats, synchronization, and validation for data transferred to and from the channel interface. The modem control inputs are monitored by the control logic under program control. All of the modem control signals are general—purpose in nature and can optionally be used for functions other than modem control.





Figure 8. Block Diagram of SCC Architecture



The register set for each channel includes ten control (write) registers, two sync-character (write) registers, and four status (read) registers. In addition, each baud rate generator has two (read/write) registers for holding the time constant that determines the baud rate. Finally, associated with the interrupt logic is a write register for the interrupt vector accessible through either channel, a write only Master Interrupt Control register and three read registers: one containing the vector with status information (Channel B only), one containing the vector without status (Channel A only), and one containing the Interrupt Pending bits (Channel A only).

The registers for each channel are designated as follows:

WR0-WR15 --- Write Registers 0 through 15.

RR0-RR3, RR10, RR12, RR13, RR15 -- Read Registers 0 through 3, 10, 12, 13, 15.

Table 1 lists the functions assigned to each read or write register. The SCC contains only one WR2 and WR9, but they can be accessed by either channel. All other registers are paired (one for each channel).

Data Path. The transmit and receive data path illustrated in Figure 9 is identical for both channels. The receiver has three 8-bit buffer registers in a FIFO arrangement, in addition to the 8-bit receive shift register. This scheme creates additional time for the CPU to service an interrupt at the beginning of a block of high speed data. Incoming data is routed through one of several paths (data or CRC) depending on the selected mode (the character length in Asynchronous modes also determines the data path).

The transmitter has an 8-bit Transmit Data buffer register loaded from the internal data bus and a 20-bit Transmit Shift register that can be loaded either from

the synchronous character registers or from the Transmit Data register. Depending on the operational mode, outgoing data is routed through one of four main paths before it is transmitted from the Transmit Data output (TxD).

| | Read Register Functions' |
|------|---|
| RR0 | Transmit/Receive buffer status and External status |
| RR1 | Special Receive Condition status |
| RR2 | Modified interrupt vector (Channel B only) Unmodified interrupt vector (Channel A only) |
| RR3 | Interrupt Pending bits (Channel A only) |
| RR8 | Receive buffer |
| RR10 | Miscellaneous status |
| RR12 | Lower byte of baud rate generator time constant |
| RR13 | Upper byte of baud rate generator time constant |
| RR15 | External/Status interrupt information |
| | Write Register Functions |
| WRO | CRC initialize, initialization commands for the various modes, Register Pointers |
| WR1 | Transmit/Receive interrupt and data transfer mod definition |
| WR2 | Interrupt vector (accessed through either channel |
| WR3 | Receive parameters and control |
| WR4 | Transmit/Receive miscellaneous parameters and modes |
| WR5 | Transmit parameters and controls |
| WR6 | Sync characters or SDLC address field |
| WR7 | Sync character or SDLC flag |
| WR8 | Transmit buffer |
| WR9 | Master interrupt control and reset (accessed through either channel) |
| WR10 | Miscellaneous transmitter/receiver control bits |
| WRII | Clock mode control |
| WR12 | Lower byte of baud rate generator time constant |
| WR13 | Upper byte of baud rate generator time constant |
| WR14 | Miscellaneous control bits |
| | |
| WR15 | External/Status interrupt control |

Table 1. Read and Write Register Functions

Programming

The SCC contains write registers in each channel that are programmed by the system separately to configure the functional personality of the channels.

Z85C30

In the SCC, register addressing is direct for the data registers only, which are selected by a High on the D/C pin. In all other cases (with the exception of WRO and RRO), programming the write registers requires two write operations and reading the read registers requires both a write and a read operation. The first write is to WRO and contains three bits that point to the selected register. The second write is the actual control word for the selected register, and if the second operation is read, the selected read register is accessed.

All of the registers in the SCC, including the data registers, may be accessed in this fashion. The pointer bits are automatically cleared after the read or write operation so that WRO (or RRO) is addressed again.

Z80C30

All SCC registers are directly addressable. How the SCC decodes the address placed on the address/data bus at the beginning of a Read or Write cycle is controlled by a command issued in WR0B. In the Shift Right mode the channel select A/B is taken from AD $_0$ and the state of AD $_5$ is ignored. In the Shift Left mode the channel select A/B is taken from AD $_5$ and the state of AD $_0$ is ignored. AD $_7$ and AD $_6$ are always ignored as address bits and the register address itself occupies AD $_4$ -AD $_4$.

Z85C30/Z80C30


The system program first issues a series of commands to initialize the basic mode of operation. This is followed by other commands to qualify conditions within the selected mode. For example, the Asynchronous mode, character length, clock rate, number of stop bits, even or odd parity might be set first. Then the interrupt mode would be set, and finally, receiver or transmitter enable.

Read Registers. The SCC contains eight read registers (actually nine, counting the receive buffer (RR8) in each channel). Four of these may be read to obtain status information (RR0, RR1, RR10, and RR15). Two


registers (RR12 and RR13) may be read to learn the baud rate generator time constant. RR2 contains either the unmodified interrupt vector (Channel A) or the vector modified by status information (Channel B). RR3 contains the Interrupt Pending (IP) bits (Channel A). Figure 10 shows the formats for each read register.

The status bits of RRO and RR1 are carefully grouped to simplify status monitoring; e.g., when the interrupt vector indicates a Special Receive Condition interrupt, all the appropriate error bits can be read from a single register (RR1).


Read Register 0




Read Register 1




Read Register 2




Read Register 3




Read Register 10



Read Register 12



Read Register 13



Read Register 15




Figure 10. Read Register Bit Functions

Write Registers. The SCC contains 13 write registers (14 counting WR8, the transmit buffer) in each channel. These write registers are programmed separately to configure the functional "personality" of the channels. In addition, there are two registers (WR2 and WR9)

shared by the two channels that may be accessed through either of them. WR2 contains the interrupt vector for both channels, while WR9 contains the interrupt control bits. Figure 11 shows the format of each write register.







Figure 11. Write Register Bit Functions




Write Register 9




Write Register 10




Write Register 11




Write Register 12



Write Register 13



Write Register 14



Write Register 15




Figure 11. Write Register Bit Functions (Continued)

Z85C30 Timing

The SCC generates internal control signals from \overline{WR} and \overline{RD} that are related to PCLK. Since PCLK has no phase relationship with \overline{WR} and \overline{RD} , the circuitry generating these internal control signals must provide time for metastable conditions to disappear. This gives rise to a recovery time related to PCLK. The recovery time applies only between bus transactions involving the SCC. The recovery time required for proper operation is specified from the falling edge of \overline{WR} or \overline{RD} in the first transaction involving the SCC to the falling edge of \overline{WR}

or \overline{RD} in the second transaction involving the SCC. This time must be at least 4 PCLK regardless of which register or channel is being accessed.

Read Cycle Timing. Figure 12 illustrates Read cycle timing. Addresses on A/B and D/ \overline{C} and the status on \overline{INTACK} must remain stable throughout the cycle. If \overline{CE} falls after \overline{RD} falls or if it rises before \overline{RD} rises, the effective \overline{RD} is shortened.




Figure 12. Read Cycle Timing

Write Cycle Timing. Figure 13 illustrates Write cycle timing. Addresses on A/\overline{B} and D/\overline{C} and the status on INTACK must remain stable throughout the cycle. If

 $\overline{\text{CE}}$ falls after $\overline{\text{WR}}$ falls or if it rises before $\overline{\text{WR}}$ rises, the effective $\overline{\text{WR}}$ is shortened. Data must be valid before the falling edge of $\overline{\text{WR}}$.




Figure 13. Write Cycle Timing

Interrupt Acknowledge Cycle Timing. Figure 14 illustrates Interrupt Acknowledge cycle timing. Between the time INTACK goes Low and the falling edge of RD, the internal and external IEI/IEO daisy chains settle. If there is an interrupt pending in the SCC and IEI is

High when \overline{RD} falls, the Acknowledge cycle is intended for the SCC. In this case, the SCC may be programmed to respond to \overline{RD} Low by placing its interrupt vector on D_0-D_7 and it then sets the appropriate Interrupt—Under—Service latch internally.




Figure 14. Interrupt Acknowledge Cycle Timing

Z80C30 Timing

The SCC generates internal control signals from \overline{AS} and \overline{DS} that are related to PCLK. Since PCLK has no phase relationship with \overline{AS} and \overline{DS} , the circuitry generating these internal control signals must provide time for metastable conditions to disappear. This gives rise to a recovery time related to PCLK. The recovery time applies only between bus transactions involving the SCC: The recovery time required for proper operation is specified from the falling edge of \overline{DS} in the first

transaction involving the SCC to the falling edge of \overline{DS} in the second transaction involving the SCC.

Read Cycle Timing. Figure 15 illustrates Read cycle timing. The address on AD_0 - AD_7 and the state of \overline{CS}_0 and \overline{INTACK} are latched by the rising edge of \overline{AS} . R/W must be High to indicate a Read cycle. CS_1 must also be High for the Read cycle to occur. The data bus drivers in the SCC are then enabled while \overline{DS} is Low.




Figure 15. Read Cycle Timing

Write Cycle Timing. Figure 16 illustrates Write cycle timing. The address on AD_0-AD_7 and the state of \overline{CS}_0 and \overline{INTACK} are latched by the rising edge of \overline{AS} .

 R/\overline{W} must be Low to indicate a Write cycle. CS_1 must be High for the Write cycle to occur. \overline{DS} Low strobes the data into the SCC.




Figure 16. Write Cycle Timing

edge of \overline{DS} , the internal and external IEI/IEO daisy chains settle. If there is an interrupt pending in the SCC and IEI is High when \overline{DS} falls, the Acknowledge cycle was intended for the SCC. In this case, the SCC may be programmed to respond to RD Low by placing its interrupt vector on D_0-D_7 and it then internally sets the appropriate Interrupt—Under—Service latch.




Figure 17. Interrupt Acknowledge Cycle Timing

FIFO

FIFO Enhancements. When used with a DMA controller, the Z85C30 FIFO enhancement maximizes the SCC's ability to receive high speed back—to—back SDLC messages while minimizing frame overruns due to CPU latencies in responding to interrupts.

Additional logic was added to the industry standard NMOS SCC consisting of a 10 deep by 19 bit status FIFO, 14—bit receive byte counter, and control logic as shown in Figure 18. The 10 x 19 bit status FIFO is separate from the existing three byte receive data FIFO.




Figure 18. SCC Status Register Modifications.

When the enhancement is enabled, the status in read register 1 (RR1) and byte count for the SDLC frame will be stored in the 10×19 bit status FIFO. This allows the DMA controller to transfer the next frame into memory while the CPU verifies the message was properly received.

Summarizing the operation, data is received, assembled, loaded into the three byte receive FIFO before being transferred to memory by the DMA controller. When a flag is received at the end of an SDLC frame, the frame byte count from the 14-bit counter and five status bits are loaded into the status FIFO for verification by the CPU. The CRC checker is automatically reset in preparation for the next frame which can begin immediately. Since the byte count and status are saved for each frame, the message integrity can be verified at a later time. Status information for up to 10 frames can be stored before a status FIFO overrun could occur.

FIFO Detail. For a better understanding of details of the FIFO operation, refer to the block diagram contained in Figure 18.

Enable/Disable. This FIFO is implemented so that it is enabled when WR15 bit 2 is set and the SCC is in the SDLC/HDLC mode, otherwise the status register contents bypass the FIFO and go directly to the bus interface (the FIFO pointer logic is reset either when disabled or via a channel or power-on reset). When the FIFO mode is disabled, the SCC is completely downward-compatible with the NMOS Z8530. The FIFO mode is disabled on power-up (WR15 bit 2 is set to 0 on reset). The effects of backward compatibility on the register set are that RR4 is an image of RRO, RR5 is an image of RR1, RR6 is an image of RR2 and RR7 is an image of RR3. For the details of the added registers, refer to Figure 20. The status of the FIFO Enable signal can be obtained by reading RR15 bit 2. If the FIFO is enabled, the bit will be set to 1; otherwise, it will be reset.

Read Operation. When WR15 bit 2 is set and the FIFO is not empty, the next read to any of status

register RR1 or the additional registers RR7 and RR6 will actually be from the FIFO. Reading status register RR1 causes one location of the FIFO to be emptied, so status should be read after reading the byte count, otherwise the count will be incorrect. Before the FIFO underflows, it is disabled. In this case, the multiplexer is switched to allow status to read directly from the status register, and reads from RR7 and RR6 will contain bits that are undefined. Bit 6 of RR7 (FIFO Data Available) can be used to determine if status data is coming from the FIFO or directly from the status register, since it is set to 1 whenever the FIFO is not empty.

Since not all status bits must be stored in the FIFO, the All Sent, Parity, and EOF bits will bypass the FIFO. The status bits sent through the FIFO will be Residue Bits (3), Overrun, and CRC Error.

The sequence for proper operation of the byte count and FIFO logic is to read the registers in the following order: RR7, RR6, and RR1 (reading RR6 is optional). Additional logic prevents the FIFO from being emptied by multiple reads from RR1. The read from RR7 latches the FIFO empty/full status bit (bit 6) and steers the status multiplexer to read from the SCC megacell instead of the status FIFO (since the status FIFO is empty). The read from RR1 allows an entry to be read from the FIFO (if the FIFO was empty, logic is added to prevent a FIFO underflow condition).

Write Operation. When the end of an SDLC frame (EOF) has been received and the FIFO is enabled, the contents of the status and byte—count registers are loaded into the FIFO. The EOF signal is used to increment the FIFO. If the FIFO overflows, the MSB of RR7 (FIFO Overflow) is set to indicate the overflow. This bit and the FIFO control logic is reset by disabling and re—enabling the FIFO control bit (WR15 bit 2). For details of FIFO control timing during an SDLC frame, refer to Figure 19.




Figure 19. SDLC Byte Counting Detail.

Byte Counter Detail. The 14-bit byte counter allows for packets up to 16K bytes to be received. For a better understanding of its operation refer to Figures 18 and 19.

Enable. The byte counter enabled in the is SDLC/HDLC mode.

Reset. The byte counter is reset whenever an SDLC flag character is received. The reset is timed so that

the contents of the byte counter are successfully written into the FIFO. T-75-37-07

Increment. The byte counter is incremented by writes to the data FIFO. The counter represents the number of bytes received by the SCC, rather than the number of bytes transferred from the SCC. (These counts may differ by up to the number of bytes in the receive data FIFO contained in the SCC).




Figure 20. SCC Additional Registers.

Absolute Maximum Ratings


Voltages on all pins with respect to GND......-0.3 V to +7.0 V Operating Ambient Temperature...... See Ordering Information Storage Temperature.....-65°C to +150°C

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


Standard Test Conditions

The DC characteristics and capacitance section below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the referenced pin. Standard conditions are as follows:

- $+4.75 \text{ V} \leq \text{V}_{\text{CC}} \leq +5.25 \text{ V}$ GND = 0 V
- TA as specified in Ordering Information



Standard Test Load




Open-Drain Test Load

| DC | Symbol | Parameter | Min | Тур | Max | Unit | Condition | | |
|----------------------|--|--------------------------------|----------------|-----|----------------------|------------|--------------------------------|--|--|
| Charac- teristics | V _{IH} | Input High Voltage | 2.2 | | V _{CC} +0.3 | v | | | |
| | v_{iL} | Input Low Voltage | -0.3 | | 0.8 | V | | | |
| | \mathbf{v}_{OHi} | Output High Voltage | 2.4 | | | v . | $I_{OH} = -1.6 \text{mA}$ | | |
| | v_{OH2} | Output High Voltage | $V_{CC} - 0.8$ | | | V | I _{OH} = -250 μA | | |
| | v_{ol} | Output Low Voltage | | | 0.4 | v | $I_{OI} = +2.0 \text{ mA}$ | | |
| | I_{IL} | Input Leakage | | | ± 10.0 | μĀ | $0.4 \leq V_{IN} \leq +2.4V$ | | |
| | I _{OL} | Output Leakage | | | ± 10.0 | μĀ | $0.4 \leq V_{OUT} \leq +2.4V$ | | |
| | I _{CCI} . | V _{CC} Supply Current | | 7 | 30 | mÄ | Vcc = 5V ViH = 4.8V ViL = 0.2V | | |
| _ | V _{CC} = 5 V ± 5% unless otherwise specified, over specified temperature range. * Typical Icc was measured with oscillator off. | | | | | | | | |
| Capacitance | Symbol | Parameter | Min | | Max | Uni | t Test Condition | | |

| Capacitance | Symbol | Parameter | Min | Max | Unit | Test Condition |
|---------------|--|---------------------------|----------|---------------------------------------|-------------|--------------------|
| | C _{IN} Input Capacitance | | 10 15 | рF | | |
| | COUT Output Capacitance | | | | рF | Unmeasured Pins |
| | $C_{I/O}$ | Bidirectional Capacitance | | 20 | рF | Returned to Ground |
| | $f \approx 1$ MHz, over specified temperature range. Unmeasured pins returned to ground. | | | · · · · · · · · · · · · · · · · · · · | | |
| Miscellaneous | - | Gate Count | | , 6000 | | |

| | • | • | 8 N | 1Hz | 10 MHz | | |
|--------|-----------|-----------------------------------|------|------|--------|------|-------|
| Number | Symbol | Parameter | Min | Max | Min | Max | Notes |
| 1 | TwPCI | PCLK Low Width | 50 | 1000 | 40 | 1000 | |
| 2 | TwPCh | PCLK High Width | 50 | 1000 | 40 | 1000 | |
| 3 | TIPC | PCLK Fall Time | | 10 | | 10 | |
| ٠ 4 | TrPC | PCLK:Rise Time | | 10 | | 10 | |
| 5 | TcPC | PCLK Cycle Time | 125 | 2000 | 100 | 2000 | |
| 6 | TsA(WR) | Address to WR ↓ Setup Time | 70 | | 50 | | |
| `7 | ThA(WR) | Address to WR † Hold Time | 0 | | 0 | | |
| 8 | TsA(RD) | Address to RD ↓ Setup Time | . 70 | | 50 | | |
| 9 | ThA(RD) | Address to RD † Hold Time | 0 | | 0 | | |
| 10 | TsiA(PC) | INTACK to PCLK † Setup Time | 20 | | 20 | | |
| . 11 | TslAi(WR) | INTACK to WR ↓ Setup Time | 145 | | 130 | | 1 |
| 12 | Thia(WR) | INTACK to WR † Hold Time | 0 | | ′ 0 | | |
| 13 | TsIAi(RD) | INTACK to RD Setup Time | 145 | | 130 | | 1 |
| 14 | ThIA(RD) | INTACK to RD 1 Hold Time | 0 | | 0 | | |
| 15 | ThiA(PC) | INTACK to PCLK † Hold Time | 40 | | 30 | | |
| 16 | TsCEI(WR) | CE Low to WR ↓ Setup Time | 0 | | 0 | | |
| 17 | ThCE(WR) | CE to WR ↑ Hold Time | 0 | | 0 | | |
| 18 | TsCEh(WR) | CE High to WR I Setup Time | 60 - | | 50 | | |
| 19 | TsCEI(RD) | CE Low to RD ↓ Setup Time | O. | | 0 | | - 1 |
| 20 | ThCE(RD) | CE to RD 1 Hold Time | 0 | | 0 | | 1 |
| 21 | TsCEh(RD) | CE High to RD ↓ Setup Time | 60 | | 50 | | 1 |
| 22 | TwRDI | RD Low Width | 150 | | 125 | | 1 |
| 23 | TdRD(DRA) | RD ↓ to Read Data Active Delay | 0 | | 0 | | |
| 24 | TdRDr(DR) | RD ↑ to Read Data Not Valid Delay | 0 | - | 0 | | |
| 25 | TdRDf(DR) | RD ↓ to Read Data Valid Delay | | 140 | | 120 | |
| 26 | TdRD(DRz) | RD 1 to Read Data Float Delay | | 40 | | 35 | |

[†]Units in nanoseconds (ns).



NOTES:

1. Parameter does not apply to Interrupt Acknowledge transactions.

17E D

T-75-37-07

Z85C30 AC CHARACTERISTICS (Continued)


| | | • . | . 8 | MHz | 10 | MHz | |
|--------|------------|-------------------------------------|-------|-------|-------|-------|-------------|
| Number | Symbol | Parameter | Min | Max | Min | Max | Notes † |
| 27 | TdA(DR) | Address Required Valid to Read Data | | | | | |
| | | Valid Delay | | 220 | | 180 | |
| 28 | TwWRI | WR Low Width | 150 | | 125 | • | |
| .29 | TsDW(WR) | Write Data to WR ↓ Setup Time | 10 | | 10 | | |
| 30 | ThDW(WR) | Write Data to WR ↑ Hold Time | 0 | | 0 | | |
| 31 | TdWR(W) | WR ↓ to Wait Valid Delay | | 170 | | 160 | 4 |
| 32 | TdRD(W) | RD 1 Wait Valid Delay | | 170 | | 160 | 4 |
| 33 | TdWRf(REQ) | WR ↓ to W/REQ Not Valid Delay | | 170 | | 160 | • |
| 34 | TdRDf(REQ) | RD ↓ to W/REQ Not Valid Delay | | 170 | | 160 | |
| 35 · | TdWRr(REQ) | WR ↓ DTR/REQ Not Valid Delay | - | 4TcPC | | 4TcPC | |
| 36 | TdRDr(REQ) | RD ↑ to DTR/REQ Not Valid Delay | | 4TcPC | | 4TcPC | |
| 37 | TdPC(INT) | PCLK ↓ to INT Valid Delay | | 500 | | 500 | 4 |
| 38 | TdlAi(RD) | INTACK to RD ((Acknowledge) Delay | 150 | | - | 125 | 5 |
| 39 | Twrda | RD (Acknowledge) Width | 150 | | | 125 | - |
| 40 | TdRDA(DR) | RD ↓ (Acknowledge) to Read Data | | | | | |
| | | Valid Delay | | 140 | | 120 | |
| 41 | TsiEI(RDA) | IEI to RD ↓ (Acknowledge) Setup | | | | | |
| | | Time | 95 | | 95 | | |
| | ThIEI(RDA) | IEI to RD ↑ (Acknowledge) Hold Time | 0 | | 0 | | |
| | TdIEI(IEO) | IEI to IEO Delay Time | | 95 | | 90 | |
| 44 | TdPC(IEO) | PCLK † to IEO Delay | | 200 | | 175 | |
| _ | TdRDA(INT) | RD ↓ to INT Inactive Delay | | 500 | | 500 | 4 |
| 46 | TdRD(WRQ) | RD ↑ to WR ↓ Delay for No Reset | 15 | | 15 | | |
| 47 | TďWRQ(RD) | WR ↑ to RD ↓ Delay for No Reset | 15 | | 15 | | |
| 48, | TwRES | WR and RD Coincident Low for Reset | 150 | | 100 | | |
| 49 | Trc | Valid Access Recovery Time | 4TcPC | | 4TcPC | | 3 |

NOTES:


^{3.} Parameter applies only between transactions involving the SCC.
4. Open-drain output, measured with open-drain test load.
5. Parameter is system dependent. For any SCC in the daisy chain, TdIAi(RD) must be greater than the sum of TdPC(IEO) for the highest priority device in the daisy chain, TsIEI(RDA) for the SCC, and TdIEII(IEO) for each device separating them in the daisy chain.

[†]Units in nanoseconds (ns).






Interrupt Acknowledge Timing Z85C30



Read and Write

Timing

Z80C30



Z80C30 AC CHARACTERISTICS

T-75-37-07

| | <u> </u> | - | | | Prelin | ninary | |
|--------|-----------|---|-------|-------|--------|--------|-------|
| | | | A 8 | AHz · | 10 MHz | | |
| Number | Symbol | Parameter | Min | Max | Min | Max | Notes |
| 1 | TwAS | AS Low Width | 35 | | 30 | | |
| 2 | TdDS(AS) | DS ↑ to AS ↓ Delay | 15 | | 10 | | |
| 3 | TsCSO(AS) | CS ₀ to AS † Setup Time | 0 | | 0 | | 1 |
| 4 | ThCSO(AS) | CS ₀ to AS ↑ Hold Time | 30 | | 20 | | 1 |
| 5 | TsCS1(DS) | CS ₁ to $\overline{D6}$ ‡ Setup Time | 65 | • | 50 | | 1 |
| 6 | ThCS1(DS) | CS₁ to DS ↑ Hold Time | 30 | | 20 | | , 1 |
| 7 | TsiA(AS) | INTACK to AS ↑ Setup Time | 10 | | 10 | | |
| 8 | ThIA(AS) | INTACK to AS 1 Hold Time | 150 | | 125 | | |
| 9 | TsRWR(DS) | R/W (Read) to DS ↓ Setup Time | 65 | | 50 | | |
| 10 | ThRW(DS) | R/W to DS † Hold Time | 35 | | 25 | | |
| 11 | TsRWW(DS) | R/W (Write) to DS ↓ Setup Time | 0 | | 0. | | ··· |
| 12 | TdAS(DS) | ·AS ↑ to DS ↓ Delay | 30 | | 20 | | |
| 13 | TwDSI | DS Low Width | 150 | | 125 | | |
| 14 | TrC | Valid Access Recovery Time | 4TcPC | 4 | TcPC | | 2 |
| 15 | TsA(AS) | Address to AS † Setup Time | . 10 | | 10 | | 1 |
| 16 | ThA(AS) | Address to AS ↑ Hold Time | 25 | | 20 | | 1 |
| 17 | TsDW(DS) | Write Data to DS ↓ Setup Time | 15 | | 10 | | |
| 18 | ThDW(DS) | Write Data to DS ↑ Hold Time | 20 | | 15 | | |
| 19 | TdDS(DA) | DS ↓ to Data Active Delay | 0 | | 0 | | |
| 20 | TdDSr(DR) | DS † to Read Data Not Valid Delay | 0 | | 0 | | |
| 21 | TdDSf(DR) | DS ↓ to Read Data Valid Delay | • | 140 | 120 | | |
| 22 | TdAS(DR) | AS t to Read Data Valid Delay | | 250 | 190 | | |

NOTES:

Parameter does not apply to Interrupt Acknowledge transactions.
 Parameter applies only between transactions involving the SCC.

[†]Units in nanoseconds (ns).

Z80C30 AC CHARACTERISTICS (Continued)

T-75-37-07


| | | | | Preliminary | | | | | | |
|--------|-------------|--------------------------------------|-----|-------------|-----|-------|---------|--|--|--|
| | | | 8 | MHz | 10 | MHz | | | | |
| Number | Symbol | Parameter | Min | Max | Min | Max | Notes 1 | | | |
| 23 | TdDS(DRz) | DS 1 to Read Data Float Delay | | 40 | | 35 | 3 | | | |
| 24 | TdA(DR) | Address Required Valid to Read Data | | | | | | | | |
| | | Valid Delay | | 260 | | 210 | | | | |
| 25 | TdDS(W) | DS ↓ to-Wait Valid Delay | | ູ 170 | | 160 | 4 | | | |
| 26 | TdDSf(REQ) | DS ↓ to W/REQ Not Valid Delay | | 170 | | 160 | | | | |
| 27 | TdDSr(REQ) | DS I to DTR/REQ Not Valid Delay_ | | 4TcPC | | 4TcPC | | | | |
| 28 | TdAS(INT) | AS 1 to INT Valid Delay | | 500 | | 500 | 4 | | | |
| 29 | TdAS(DSA) | AS ↑ to DS ↓ (Acknowledge) Delay | 250 | | 225 | | 5 | | | |
| 30 | TwDSA | DS (Acknowledge) Low Width | 150 | | 125 | | | | | |
| 31 | TdDSA(DR) | DS ↓ (Acknowledge) to Read Data | • | | | | - | | | |
| | | Valid Delay | | 140 | | 120 | | | | |
| 32 | TslEI(DSA) | IEI to DS 1 (Acknowledge) Setup Time | 80 | | 80 | | | | | |
| 33 | ThIEI(DSA) | IEI to DS ↑ (Acknowledge) Hold Time | 0 | - | 0 | | | | | |
| 34 | TdIEI(IEO) | IEI to IEO Delay | | 90 | | 90 | | | | |
| 35 | TdAS(IEO) | ĀS ↑ to IEO Delay | | 200 | | 175 | 6 | | | |
| 36 | TdDSA(INT) | DS 4 (Acknowledge) to INT Inactive | | | | | | | | |
| | | Delay, | - | 450 | | 450 | 4 | | | |
| 37 | TdDS(ASQ) | DS 1 to AS 1 Delay for No Reset | 15 | | 15 | | | | | |
| 38 | TdASQ(DS) | AS ↑ to DS ↓ Delay for No Reset | 20 | | 15 | | | | | |
| 39 | Twres | AS and DS Coincident Low for Reset | 150 | - | 100 | | 7 | | | |
| 40 | TwPCI | PCLK Low Width | 50 | 1000 | 40 | 1000 | | | | |
| 41 | TwPCh | PCLK High Width | 50 | 1000 | .40 | 1000 | | | | |
| 42 ' | TcPC | PCLK Cycle Time | 125 | 2000 | 100 | 2000 | | | | |
| 43 | TrPC - | PCLK Rise Time | | 10 | | 10 | | | | |
| 44 | TIPC | PCLK Fall Time | | 10 | | 10 | | | | |

NOTES:

†Units in nanoseconds (ns).

Float delay is defined as the time required for a ±0.5V change in the output with a maximum dc load and a minimum ac load.
 Open-drain output, measured with open-drain test load.

Parameter is system dependent. For any Z-SCC in the daisy chain, TdAS(DSA) must be greater than the sum of TdAS(IEO) for the highest priority device in the daisy chain, TsIEI(DSA) for the Z-SCC, and TdIEII(IEO) for each device separating them in the daisy chain.
 Parameter applies only to a Z-SCC pulling INT Low at the beginning of the Interrupt Acknowledge transaction.
 Internal circuitry allows for the reset provided by the Z8 to be recognized as a reset by the Z-SCC.
 All timing references assume 2.0V for a logic "1" and 0.8V for a logic "0".



248

Z80C30/Z85C30 GENERAL TIMING AC CHARACTERISTICS

T-75-37-07

| | | | 8 MHz | | 10 MHz | | |
|--------|-------------|-----------------------------------|-------|-------|--------|-------|-------|
| Number | Symbol | Parameter | Min | Max | Min | Max | Notes |
| 1 | TdPC(REQ) | PCLK ↓ to W/REQ Valid Delay | - | 250 | | 250 | |
| 2 | TdPC(W) | PCLK ↓ to Wait Inactive Delay | | 350 | | 350 | |
| 3 | TsRXC(PC) | RxC † to PCLK † Setup Time | • | | | | |
| | | (PCLK ÷ 4 case only) | 60 | TwPCL | 40 | TwPCL | 1,4 |
| 4 | TsRXD(RXCr) | RxD to RxC † Setup Time (X1 Mode) | 0 | | . 0 | | 1 |
| 5 | ThRXD(RXCr) | RxD to RxC 1 Hold Time (X1 Mode) | 150 | | 150 | | 1 |
| 6 | TsRXD(RXCf) | RxD to RxC ↓ Setup Time (X1 Mode) | . 0 | | 0 | | 1,5 |
| 7 | ThRXD(RXCf) | RxD to RxC ↓ Hold Time (X1 Mode) | 150 | | 150 | ٠ | 1,5 |
| 8 | TsSY(RXC) | SYNC to RxC † Setup Time | -200 | | -200 | | 1 |
| 9 | ThSY(RXC) | SYNC to RxC † Hold Time | 5TcPC | | 5TcPC | | |
| | | | | | | | 1 |
| 10 | TsTXC(PC) | TxC ↓ to PCLK ↑ Setup Time | . 0 | • | 0 | | 2,4 |
| 11 | TdTXCf(TXD) | TxC ↓ to TxD Delay (X1 Mode) | | 200 | | 150 | 2 |
| 12 | TdTxCr(TXD) | TxC † to TxD Delay (X1 Mode) | | 200 | | 150 | 2,5 |
| 13 | TdTXD(TRX) | TxD to TRxC Delay (Send Clock | | | | | |
| | | Echo) | | 200 | | 200 | |
| 14 | TwRTXh | RTxC High Width | 150 | | 150 | | 6 |
| 15 | TWRTXI | RTxC Low Width | 150 | • | 150 | | 6 |
| 16 | TcRTX | RTxC Cycle Time (RxD, TxD) | 500 | | 400 | | 6,7 |
| 17 | TcRTXX | Crystal Oscillator Period | 125 | 1000 | 100 | 1000 | 3 |
| 18 | TwTRXh | TRxC High Width | 150 | | 150 | | 6 |
| 19 | TwTRXI | TRxC Low Width | 150 | • | 150 | | 6 |
| 20 | TcTRX | TRxC Cycle Time | 500 | | 400 | | 6,7 |
| 21 | TwEXT | DCD or CTS Pulse Width | 200 | - | 200 | | |
| 22 | TwSY | SYNC Pulse Width | 200 | | 200 | | |

- NOTES:


 1. RxC is RTxC or TRxC, whichever is supplying the receive clock.

 2. TxC is TRxC or RTxC, whichever is supplying the transmit clock.

 3. Both RTxC and SYNC have 30 pt capacitors to ground connected to them.
- 4. Parameter applies only if the data rate is one-fourth the PCLK rate. In all other cases, no phase relationship between \overline{RXC} and \overline{RXC} and PCLK is required.
- 5. Parameter applies only to FM encoding/decoding.
 6. Parameter applies only for transmitter and receiver; DPLL and baud rate generator timing requirements are identical to case PCLK requirements.
- 7. The maximum receive or transmit data is 1/4 PCLK.

†Units in nanoseconds (ns).





Z80C30/Z85C30 SYSTEM TIMING AC CHARACTERISTICS

| | | • | | 8 MHz | | | |
|-------------|-------------------|--|-----|-------|-----|-----|---------|
| Number | Symbol | Parameter | Min | Max | Min | Max | Notes † |
| 1 | TdRXC(REQ) | RxC 1 to W/REQ Valid Delay | 8 | 12 | 8 | 12 | 2 |
| 2 | TdRXC(W) | RxC 1 to Wait Inactive Delay | 8 | 14 | 8 | 14 | 1,2 |
| 3 | TdRXC(SY) | RxC 1 to SYNC Valid Delay | 4 | 7 | 4 | 7 | 2 |
| 4a. | TdRXC(INT), Z8530 | RxC ↑ to INT Valid Delay | 10 | 16 | 10 | 16 | 1,2 |
| 4b. | TdRXC(INT), Z8030 | | 8 | 12 | 8 | 12 | 1,2 |
| | | | +2 | +3 | +2 | +3 | 4 |
| 5 | TdTXC(REQ) | TxC ↓ to W/REQ Valid Delay | 5 | 8 | 5 | 8 | 3 |
| 6 | TdTXC(W) | TxC ↓ to Wait Inactive Delay | 5 | 11 | 5 | 11 | 1,3 |
| 7 | TdTXC(DRQ) | TxC ↓ DTR/REQ Valid Delay | 4 | 7 | 4 | 7 | 3 |
| 8a. | TdTXC(INT), Z8530 | TxC ↓ to INT Valid Delay | . 6 | 10 | , 6 | 10 | 1,3 |
| 8 b. | TdTXC(INT), Z8030 | | 4 | 6 | 4 | 6 | 1,3 |
| | | | +2 | +3 | +2 | +3 | . 4 |
| 9a. | TdSY(INT), Z8530 | SYNC Transition to INT Valid Delay | 2 | 6 | 2 | 6 | 1 |
| ∙9b. | TdSY(INT), Z8030 | | · 2 | 3 | 2 | 3 | 1,4 |
| 10a. | TdEXT(INT), Z8530 | DCD or CTS Transition to INT Valid Delay | 2 | . 6 | 2 | 6 | 1 |
| 10b. | TdEXT(INT), Z8030 | | 2 | 3 | 2 | 3 | 1,4 |

†Units equal to TcPC.

NOTES:


1. Open-drain output, measured with open-drain test load.

2. RxC is RTxC or TRxC, whichever is supplying the receive clock.

3. TxC is TRxC or RTxC, whichever is supplying the transmit clock.


4. Units equal to AS.

System Timing




252

PACKAGE INFORMATION




18-Pin Ceramic Package




18-Pin Plastic Package

NOTE: Package dimensions are given in inches. To convert to millimeters, multiply by 25.4




 $\mbox{NOTE:}$ Package dimensions are given in inches. To convert to millimeters, multiply by 25.4

PACKAGE INFORMATION (Continued)




40-Pin Dual-in-Line Package (DIP), Cerdip




NOTE: Package dimensions are given in inches. To convert to millimeters, multiply by 25.4.

PACKAGE INFORMATION (Continued)




40-Pin Dual-in-Line Package (DIP), Ceramic




44-Pin Plàstic Chip Carrier (PCC)


T-90-20

PACKAGE INFORMATION (Continued)



48-Pin Dual-in-Line Package (DIP), Ceramic







48-Pin Dual-in-Line Package (DIP), Plastic

PACKAGE INFORMATION (Continued)

T-90-20



68-Pin Plastic Chip Carrier (PCC)



84-Pin Grid Array (PGA), Bottom View

View toward PC Board

NOTE: Package dimensions are given in inches. To convert to millimeters, multiply by 25.4.