

Z8030/Z8530

Z-Bus SCC Serial Communication Controller

FEATURES

- Z8530 Optimized for Non-Multiplexed Bus Microprocessors.
- Z8030 Optimized for Multiplexed Bus Microprocessors.
- Two Independent, 0 to 2 Mbit/Second, Full-Duplex Channels, each with a Separate Crystal Oscillator, Baud Rate Generator, and Digital Phase-Locked Loop for Clock Recovery.
- Multi-Protocol Operation Under Program Control;
 Programmable for NRZ, NRZI, or FM Data Encoding.
- Asynchronous Mode with Five to Eight Bits, and One, One-and-One-Half, or Two Stop Bits per Character; Programmable Clock Factor; Break Detection and Generation; Parity, Overrun, and Framing Error Detection.

- Synchronous Mode with Internal or External Character Synchronization on One or Two Synchronous Characters and CRC Generation, and Checking with CRC-16 or CRC-CCITT Preset to Either 1s or 0s.
- SDLC/HDLC Mode with Comprehensive Frame-Level Control, Automatic Zero Insertion and Deletion, I-Field Residue Handling, Abort Generation and Detection, CRC Generation and Checking, and SDLC Loop Mode Operation.
- Local Loop-Back and Auto Echo Modes.
- Supports T1 Digital Trunk.
- Speeds 4, 6, and 8 MHz.

GENERAL DESCRIPTION

The SCC Serial Communications Controller is a dual-channel, multi-protocol datacommunications peripheral designed for use with conventional non-multiplexed buses and the Zilog Z-BUS*. The SCC functions as a serial-to-parallel, parallel-to-serial converter/controller. The SCC can be software configured to satisfy a wide variety of serial communications applications. The device contains a variety of new, sophisticated, internal functions including on-chip baud rate generators, digital phase-locked loops, and crystal oscillators that dramatically reduce the need for external logic.

The SCC handles asynchronous formats, synchronous byte-oriented protocols such as IBM® bisync, and synchronous bit-oriented protocols such as HDLC and IBM® SDLC. This versatile device supports virtually any serial data transfer application (cassette, diskette, tape drives, etc.).

The device can generate and check CRC codes in any Synchronous mode and can be programmed to check data integrity in various modes. The SCC also has facilities for modem controls in both channels. In applications where these controls are not needed, the modem controls can be used for general-purpose I/O.

The daisy-chain interrupt hierarchy is also supported—as is standard for Zilog peripheral components.

Notes

All Signals with a preceding front slash, "/", are active Low, e.g., B/W (WORD is active Low); /B/W (BYTE is active Low, only).

Power connections follow conventional descriptions below:

Circuit	Device
V _{cc} GND	V _{DD} V _{ss}
	V

GENERAL DESCRIPTION (Continued)




Figure 1a. Z8530 Pin Functions




Figure 1b. Z8030 Pin Functions






Figure 2a. Z8530 40-Pin DIP Pin Assignments




Figure 2b. Z8030 40-Pin DIP Pin Assignments

GENERAL DESCRIPTION (Continued)




Figure 2c. Z8530 44-Pin PLCC Pin Assignments




Figure 2d. Z8030 44-Pin PLCC Pin Assignments

-4 9984043 0032257 T37

PIN DESCRIPTION

The following section describes the pin functions common to the Z8530 and the Z8030. Figures 1 and 2 detail the respective pin functions and pin assignments.

/CTSA,/CTSB Clear-To-Send (inputs, active Low). If these pins are programmed as Auto Enables, a Low on the inputs enables the respective transmitters. If not programmed as Auto Enables, they may be used as general-purpose inputs. Both inputs are Schmitt-trigger buffered to accommodate slow rise-time inputs. The SCC detects pulses on these inputs and can interrupt the CPU on both logic level transitions.

/DCDA,/DCDB Data Carrier Detect (inputs/outputs, active Low). These pins function as receiver enables if they are programmed for Auto Enables; otherwise they may be used as general-purpose input pins. Both pins are Schmitt-trigger buffered to accommodate slow rise-time signals. The SCC detects pulses on these pins and can interrupt the CPU on both logic level transitions.

/DTR//REQA,/DTR//REQB Data Terminal Ready/Request (outputs, active Low). These outputs follow the state programmed into the DTR bit. They can also be used as general-purpose outputs or as Request lines for a DMA controller.

IEI Interrupt Enable In (input, active High). IEI is used with IEO to form an interrupt daisy-chain when there is more than one interrupt driven device. A High IEI indicates that no other higher priority device has an interrupt under service or is requesting an interrupt.

IEO Interrupt Enable Out (output, active High). IEO is High only if IEI is High and the CPU is not servicing an SCC interrupt or the SCC is not requesting an interrupt (Interrupt Acknowledge cycle only). IEO is connected to the next lower priority device's IEI input, and thus inhibits interrupts from lower priority devices.

/INT Interrupt Request (output, open-drain, active Low). This signal is activated when the SCC requests an interrupt.

ANTACK Interrupt Acknowledge (input, active Low). This signal indicates an active Interrupt Acknowledge cycle. During this cycle, the SCC interrupt daisy-chain settles. When /RD or /DS becomes active, the SCC places an interrupt vector on the data bus (if IEI is High). /INTACK is latched by the rising edge of PCLK.

PCLK Clock (input). This is the master SCC clock used to synchronize internal signals. PCLK is a TTL level signal. PCLK is not required to have any phase relationship with the master system clock.

RxDA, RxDB Receive Data (inputs, active High). These input signals receive serial data at standard TTL levels.

/RTxCA, /RTxCB Receive/Transmit Clocks (inputs, active Low). These pins can be programmed in several different modes of operation. In each channel, /RTxC may supply the receive clock, the transmit clock, the clock for the baud rate generator, or the clock for the digital phase-locked loop. These pins can also be programmed for use with the respective SYNC pins as a crystal oscillator. The receive clock may be 1-, 16-, 32-, or 64-times the data rate in Asynchronous modes.

/RTSA, /RTSB Request To Send (outputs, active Low). When the Request To Send (RTS) bit in Write Register 5 is set (Figure 11), the /RTS signal goes Low. When the RTS bit is reset in the Asynchronous mode and Auto Enable is on, the signal goes High after the transmitter is empty. In Synchronous mode or in Asynchronous mode with Auto Enable off, the RTS pin strictly follows the state of the RTS bit. Both pins can be used as general-purpose outputs.

/SYNCA, /SYNCB Synchronization (inputs or outputs, active Low). These pins can act either as inputs, outputs, or part of the crystal oscillator circuit. In the Asynchronous Receive mode (crystal oscillator option not selected), these pins are inputs similar to /CTS and /DCD. In this mode, transitions on these lines affect the state of the Synchronous/Hunt status bits in Read Register 0 (Figure 10) but have no other function.

In External Synchronization mode with the crystal oscillator not selected, these lines also act as inputs. In this mode, /SYNC must be driven Low to receive clock cycles after the last bit in the synchronous character is received. Character assembly begins on the rising edge of the receive clock immediately preceding the activation of /SYNC.

In the Internal Synchronization mode (monosync and bisync) with the crystal oscillator not selected, these pins act as outputs and are active only during the part of the receive clock cycle in which synchronous characters are recognized. The synchronous condition is not latched, so these outputs are active each time a synchronization pattern is recognized (regardless of character boundaries). In SDLC mode, these pins act as outputs and are valid on receipt of a flag.

TxDA, TxDB *Transmit Data* (outputs, active High). These output signals transmit serial data at standard TTL levels.

PIN DESCRIPTION (Continued)

/TRxCA, /TRxCB Transmit/Receive Clocks (inputs or outputs, active Low). These pins can be programmed in several different modes of operation. TRxC may supply the receive clock or the transmit clock in the input mode or supply the output of the digital phase-locked loop, the crystal oscillator, the baud rate generator, or the transmit clock in the output mode.

/W//REQA, /W//REQB Wait/Request (outputs, open-drain when programmed for a Wait function, driven High or Low when programmed for a Request function). These dual-purpose, outputs may be programmed as Request lines for a DMA controller or as Wait lines to synchronize the CPU to the SCC data rate. The reset state is Wait.

Z8530

A//B Channel A/Channel B Select (input). This signal selects the channel in which the read or write operation occurs.

/CE Chip Enable (input, active Low). This signal selects the SCC for a read or write operation.

D7-D0 Data Bus (bi-directional, tri-state). These lines carry data and commands to and from the SCC.

DI/C Data/Control Select (input). This signal defines the type of information transferred to or from the SCC. A High means data is transferred; a Low indicates a command.

/RD Read (input, active Low). This signal indicates a read operation, and when the SCC is selected, enables the SCC's bus drivers. During the Interrupt Acknowledge

cycle, this signal gates the interrupt vector onto the bus if the SCC is the highest priority device requesting an interrupt.

WR Write (input, active Low). When the SCC is selected, this signal indicates a write operation. The coincidence of /RD and MR is interpreted as a reset.

Z8030

AD7–AD0 Address/Data Bus (bi-directional, active High, tri-state). These multiplexed lines carry register addresses to the SCC, as well as data or control information.

/AS Address Strobe (input, active Low). Addresses on AD7-AD0 are latched by the rising edge of this signal.

/CS0 Chip Select 0 (input, active Low). This signal is latched concurrently with the addresses on AD7-AD0 and must be active for the intended bus transaction to occur.

CS1 Chip Select 1 (input, active High). This second select signal must also be active before the intended bus transaction can occur. CS1 must remain active throughout the transaction.

/DS Data Strobe (input, active Low). This signal provides timing for the transfer of data into and out of the SCC. If /AS and /DS coincide, this is interpreted as a reset.

R//W Read/Write (input). This signal specifies whether the operation to be performed is a read or a write.

FUNCTIONAL DESCRIPTION

The functional capabilities of the SCC can be described from two different points of view: as a datacommunications device, it transmits and receives data in a wide variety of datacommunications protocols; as a microprocessor peripheral, the SCC offers valuable features such as vectored interrupts, polling, and simple handshake capability.

Datacommunications Capabilities. The SCC provides two independent full-duplex channels, programmable for use in any common asynchronous or synchronous datacommunication protocol. The following description and Figure 3 briefly detail these protocols.

Asynchronous Modes. Transmission and reception can be accomplished independently on each channel with five to eight bits per character, plus optional even or odd parity. The transmitters can supply one, one-and-a-half, or two stop bits per character and can provide a break output at any time. The receiver break-detection logic interrupts the CPU, both at the start and at the end of a received break. Reception is protected from spikes by a transient spike-rejection mechanism that checks the signal one-half a bit time after a Low level is detected on the receive data input (RxDA or RxDB in Figure 1). If the Low does not persist (as in the case of a transient), the character assembly process does not start.






Figure 3. Some SCC Protocols

Framing errors and overrun errors are detected and buffered together with the partial character on which they occur. Vectored interrupts allow fast servicing, or error conditions using dedicated routines. Furthermore, a builtin checking process avoids the interpretation of a framing error as a new start bit: a framing error results in the addition of one-half a bit time to the point at which the search for the next start bit begins.

The SCC does not require symmetric transmit and receive clock signals—a feature allowing use of the wide variety of clock sources. The transmitter and receiver can handle data at a rate of 1, 1/16, 1/32, or 1/64 of the clock rate supplied to the receive and transmit clock inputs. In asynchronous modes, the SYNC pin may be programmed as an input used for functions such as monitoring a ring indicator.

Synchronous Modes. The SCC supports both byte-oriented and bit-oriented synchronous communication. Synchronous byte-oriented protocols can be handled in several modes, allowing character synchronization with a 6-bit or 8-bit synchronous character (monosync), any 12-bit synchronization pattern (bisync), or with an external synchronous signal. Leading synchronous characters can be removed without interrupting the CPU.

Five- or 7-bit synchronous characters are detected with 8or 16-bit patterns in the SCC by overlapping the larger pattern across multiple incoming synchronous characters as shown in Figure 4.

CRC checking for synchronous byte-oriented modes is delayed by one character time so that the CPU may disable CRC checking on specific characters. This permits the implementation of protocols such as IBM bisync.

Both CRC-16 (X16 + XI5 + X2 + 1) and CCITT (X16 + X12 + X5 + 1) error checking polynomials are supported. Either polynomial may be selected in all Synchronous modes. Users may preset the CRC generator and checker to all 1s or all 0s. The SCC also provides a feature that automatically transmits CRC data when no other data is available for transmission. This allows for high-speed transmissions under DMA control, with no need for CPU intervention at the end of a message. When there is no data or CRC to send in synchronous modes, the transmitter inserts 6-, 8-or 16-bit synchronous characters, regardless of the programmed character length.

FUNCTIONAL DESCRIPTION




Figure 4. Detecting 5- or 7-Bit Synchronous Characters

The SCC supports synchronous bit-oriented protocols, such as SDLC and HDLC, by performing automatic flag sending, zero insertion, and CRC generation. A special command can be used to abort a frame in transmission. At the end of a message, the SCC automatically transmist the CRC and trailing flag when the transmitter underruns. The transmitter may also be programmed to send an idle line consisting of continuous flag characters or a steady marking condition.

If a transmit underrun occurs in the middle of a message, an external/status interrupt warns the CPU of this status change so that an abort may be issued. The SCC may also be programmed to send an abort itself in case of an underrun, relieving the CPU of this task. One to eight bits per character can be sent, allowing reception of a message with no prior information about the character structure in the information field of a frame.

The receiver automatically acquires synchronization on the leading flag of a frame in SDLC or HDLC and provides a synchronization signal on the /SYNC pin (an interrupt can also be programmed). The receiver can be programmed to search for frames addressed by a single byte (or four bits within a byte) of a user-selected address or to a global broadcast address. In this mode, frames not matching either the user-selected or broadcast address are ignored. The number of address bytes can be extended under software control. For receiving data, an interrupt on the first received character, or an interrupt on every character, or on special condition only (end-of-frame) can be selected. The receiver automatically deletes all 0s inserted by the transmitter during character assembly. CRC is also calculated and is automatically checked to validate frame transmission. At the end of transmission, the status of a received frame is available in the status registers. In SDLC mode, the SCC must be programmed to use the SDLC CRC polynomial, but the generator and checker may be preset to all 1s or all 0s. The CRC is inverted before transmission and the receiver checks against the bit pattern 0001110100001111.

NRZ, NRZI or FM coding may be used in an 1x mode. The parity options available in asynchronous modes are available in synchronous modes.

The SCC can be conveniently used under DMA control to provide high-speed reception or transmission. In reception, for example, the SCC can interrupt the CPU when the first character of a message is received. The CPU then enables the DMA to transfer the message to memory. The SCC then issues an end-of-frame interrupt and the CPU can check the status of the received message. Thus, the CPU is freed for other service while the message is being received. The CPU may also enable the DMA first and have the SCC interrupt only on end-of-frame. This procedure allows all data to be transferred through the DMA.

SDLC Loop Mode. The SCC supports SDLC Loop mode in addition to normal SDLC. In an SDLC Loop, there is a primary controller station that manages the message traffic flow on the loop, and any number of secondary stations. In SDLC Loop mode, the SCC performs the functions of a secondary station while an SCC operating in regular SDLC mode can act as a controller (Figure 5).

A secondary station in an SDLC Loop is always listening to the messages being sent around the loop, and in fact must pass these messages to the rest of the loop by retransmitting them with a one-bit time delay. The secondary station can place its own message on the loop only at specific times. The controller signals that secondary stations may transmit messages by sending a special character, called an EOP (End-Of-Poll), around the loop. The EOP character is the bit pattern 11111110. Because of zero insertion during messages, this bit pattern is unique and easily recognized.

1-8

9984043 0032261 468






Figure 5. An SDLC Loop

When a secondary station has a message to transmit and recognizes an EOP on the line, it changes the last binary 1 of the EOP to a 0 before transmission. This has the effect of turning the EOP into a flag sequence. The secondary station now places its message on the loop and terminates the message with an EOP. Any secondary stations further down the loop with messages to transmit can append messages to the first secondary station message by the same process. Any secondary stations without messages, to send merely echo the incoming messages, and are prohibited from placing messages on the loop (except upon recognizing an EOP).

SDLC Loop mode is a programmable option in the SCC. NRZ, NRZI, and FM coding may all be used in SDLC Loop mode.

Baud Rate Generator. Each channel in the SCC contains a programmable baud rate generator. Each generator consists of two 8-bit time-constant registers that form a 16-bit time-constant, a 16-bit down-counter, and a flip-flop on the output producing a square wave. On start-up, the flip-flop on the output is set in a High state, the value in the time constant register is loaded into the counter, and the counter starts counting down. The output of the baud rate generator toggles upon reaching 0, the value in the time-constant register is loaded into the counter, and the process is repeated. The time-constant may be changed at any time, but the new value does not take effect until the next load of the counter.

The output of the baud rate generator may be used as either the transmit clock, the receive clock, or both. It can also drive the digital phase-locked loop (see next section).

If the receive clock or transmit clock is not programmed to come from the TRxC pin, the output of the baud rate generator may be echoed out through the TRxC pin.

The following formula relates the time constant to the baud rate where PCLK or RTxC is the baud rate generator input frequency in Hz. The clock mode is 1, 16, 32, or 64 as selected in Write Register 4, bits D6 and D7. Synchronous operation modes should select 1 and asynchronous should select 16, 32, or 64.

Time Constant = PCLK or RTxC Frequency - 2
2 (Baud Rate) (Clock Mode)

Digital Phase-Locked Loop. The SCC contains a Digital Phase-Locked-Loop (DPLL) to recover clock information from a data stream with NRZI or FM encoding. The DPLL is driven by a clock that is nominally 32 (NRZI) or 16 (FM) times the data rate. The DPLL uses this clock, along with the data stream, to construct a clock for the data. This clock may then be used as the SCC receive clock, the transmit clock, or both.

For NRZI encoding, the DPLL counts the 32x clock to create nominal bit times. As the 32x clock is counted, the DPLL is searching the incoming data stream for edges (either 1 to 0 or 0 to 1). Whenever an edge is detected, the DPLL makes a count adjustment (during the next counting cycle), producing a terminal count closer to the center of the bit cell.

For FM encoding, the DPLL still counts from 0 to 31, but with a cycle corresponding to two bit times. When the DPLL is locked, the clock edges in the data stream should occur between counts 15 and 16, and between counts 31 and 0. The DPLL looks for edges only during a time centered on the 15 to 16 counting transition.

The 32x clock for the DPLL can be programmed to come from either the /RTxC input or the output of the baud rate generator. The DPLL output may be programmed to be echoed out of the SCC through the /TRxC pin (if this pin is not being used as an input).

FUNCTIONAL DESCRIPTION (Continued)




Figure 6. Data Encoding Methods

Data Encoding. The SCC may be programmed to encode and decode the serial data in four different ways (Figure 6). In NRZ encoding, a 1 is represented by a High level and a 0 is represented by a Low level. In NRZI encoding, a 1 is represented by no change in level and a 0 is represented by a change in level. In FM1 (more properly, bi-phase mark), a transition occurs at the beginning of every bit cell. A 1 is represented by an additional transition at the center of the bit cell, and a 0 is represented by no additional transition at the center of the bit cell. In FMO (bi-phase space), a transition occurs at the beginning of every bit cell. A 0 is represented by an additional transition at the center of the bit cell, and a 1 is represented by no additional transition at the center of the bit cell. In addition to these four methods, the SCC can be used to decode Manchester (bi-phase level) data by using the DPLL in the FM mode, and programming the receiver for NRZ data. Manchester encoding always produces a transition at the center of the bit cell. If the transition is 0 to 1, the bit is a 0. If the transition is 1 to 0, the bit is a 1.

Auto Echo and Local Loopback. The SCC is capable of automatically echoing everything it receives. This feature is useful mainly in asynchronous modes, but works in synchronous and SDLC modes as well. In Auto Echo

mode, TxD is RxD. Auto Echo mode can be used with NRZI or FM encoding with no additional delay, because the data stream is not decoded before retransmission. In Auto Echo mode, the CTS input is ignored as a transmitter enable (although transitions on this input can still cause interrupts if programmed to do so). In this mode, the transmitter is actually bypassed and the programmer is responsible for disabling transmitter interrupts and /WAIT//REQUEST on transmit.

The SCC is also capable of local loopback. In this mode, TxD is RxD, just as in Auto Echo mode. However, in Local Loopback mode, the internal transmit data is tied to the internal receive data and RxD is ignored (except to be echoed out through TxD). The /CTS and /DCD inputs are also ignored as transmit and receive enables. However, transitions on these inputs can still cause interrupts. Local Loopback works in asynchronous, synchronous and SDLC modes with NRZ, NRZI, or FM coding of the data stream.

I/O Interface Capabilities. The SCC offers the choice of Polling, Interrupt (vectored or non-vectored), and Block Transfer modes to transfer data, status, and control information to and from the CPU. The Block Transfer mode can be implemented under CPU or DMA Control.






Figure 7. Interrupt Schedule

Polling. All interrupts are disabled. Three status registers in the SCC are automatically updated whenever any function is performed. For example, end-of-frame in SDLC mode sets a bit in one of these status registers. The idea behind polling is for the CPU to periodically read a status register, until the register contents indicate the need for data to be transferred. Only one register needs to be read; depending on its contents, the CPU either writes data, reads data, or continues. Two bits in the register indicate the need for data transfer. An alternative is a poll of the Interrupt Pending register to determine the source of an interrupt. The status for both channels resides in one register.

Interrupts. When an SCC responds to an Interrupt Acknowledge signal (/INTACK) from the CPU, an interrupt vector may be placed on the data bus. This vector is written in WR2, and may be read in RR2A or RR2B (Figures 10 and 11).

To speed interrupt response time, the SCC can modify three bits in this vector to indicate status. If the vector is read in Channel A, status is never included; if it is read in Channel B, status is always included.

Each of the six sources of interrupts in the SCC (Transmit, Receive, and External/Status interrupts in both channels) has three bits associated with the interrupt source: Interrupt Pending (IP), Interrupt Under Service (IUS), and Interrupt Enable (IE). Operation of the IE bit is straightfor-

ward. If the IE bit is set for a given interrupt source, then that source can request interrupts. The exception is when the MIE (Master Interrupt Enable) bit in WR9 is reset and no interrupts may be requested. The IE bits are write only.

The other two bits are related to the interrupt priority chain (Figure 7). As a microprocessor peripheral, the SCC may request an interrupt only when no higher priority device is requesting one, e.g., when IEI is High. If the device in question requests an interrupt, it pulls down/INT. The CPU then responds with /INTACK, and the interrupting device places the vector on the data bus.

In the SCC, the IP bit signals a need for interrupt servicing. When an IP bit is 1 and the IEI input is High, the /INT output is pulled Low, requesting an interrupt. In the SCC, if the IE bit is not set by enabling interrupts, then the IP for that source can never be set. The IP bits are readable in RR3A.

The IUS bits signal that an interrupt request is being serviced. If an IUS is set, all interrupt sources of lower priority in the SCC and external to the SCC are prevented from requesting interrupts. The internal interrupt sources are inhibited by the state of the internal daisy-chain, while lower priority devices are inhibited by the IEO output of the SCC being pulled Low, and propagated to subsequent peripherals. An IUS bit is set during an Interrupt Acknowledge cycle if there are no higher priority devices requesting interrupts.

FUNCTIONAL DESCRIPTION (Continued)

There are three types of interrupts: Transmit, Receive, and External/Status. Each interrupt type is enabled under program control, with Channel A having higher priority than Channel B, and with Receiver, Transmit, and External/Status interrupts prioritized in that order within each channel. When the Transmit interrupt is enabled, the CPU is interrupted when the transmit buffer becomes empty. (This implies that the transmitter must have had a data character written into it so that it can become empty.) When enabled, the receiver can interrupt the CPU in one of three ways:

- Interrupt on First Receive Character or Special Receive Condition
- Interrupt on All Receive Characters or Special Receive Condition
- Interrupt on Special Receive Condition Only

Interrupt on First Character or Special Condition and Interrupt on Special Condition Only are typically used with the Block Transfer mode. A Special Receive Condition is one of the following: receiver overrun, framing error in Asynchronous mode, end-of-frame in SDLC mode, and optionally, a parity error. The Special Receive Condition interrupt is different from an ordinary receive character available interrupt, only in the status placed in the vector during the Interrupt Acknowledge cycle. In Interrupt on First Receive Character, an interrupt can occur from Special Receive Conditions any time after the first receive character interrupt.

The main function of the External/Status interrupt is to monitor the signal transitions of the /CTS, /DCD, and /SYNC pins; however, an External/Status interrupt is also caused by a Transmit Underrun condition, or a zero count in the baud rate generator, or by the detection of a Break (Asynchronous mode), Abort (SDLC mode) or EOP (SDLC Loop mode) sequence in the data stream. The interrupt caused by the Abort or EOP has a special feature allowing the SCC to interrupt when the Abort or EOP sequence is detected or terminated. This feature facilitates the proper termination of the current message, correct initialization of the next message, and the accurate timing of the Abort condition in external logic in SDLC mode. In SDLC Loop mode, this feature allows secondary stations to recognize the wishes of the primary station to regain control of the loop during a poll sequence.

CPU/DMA Block Transfer. The SCC provides a Block Transfer mode to accommodate CPU block transfer functions and DMA controllers. The Block Transfer mode uses the /WAIT//REQUEST output in conjunction with the Wait/ Request bits in WR1. The /WAIT//REQUEST output can be defined under software control as a WAIT line, in the CPU Block Transfer mode or as a /REQUEST line in the DMA Block Transfer mode.

To a DMA controller, the SCC /REQUEST output indicates that the SCC is ready to transfer data to or from memory. To the CPU, the /WAIT line indicates that the SCC is not ready to transfer data, thereby requesting that the CPU extend the I/O cycle. The /DTR// REQUEST line allows full-duplex operation under DMA control.

ARCHITECTURE

The SCC internal structure includes two full-duplex channels, two baud rate generators, internal control and interrupt logic, and a bus interface to a non-multiplexed bus. Associated with each channel are a number of read and write registers for mode control and status information, as well as logic necessary to interface to modems or other external devices (Figure 8).

The logic for both channels provides formats, synchronization, and validation for data transferred to and from the channel interface. The modem control inputs are monitored by the control logic under program control. All of the modem control signals are general-purpose in nature and can optionally be used for functions other than modem control.

The register set for each channel includes ten control (write) registers, two sync character (write) registers, and four status (read) registers. In addition, each baud rate

generator has two (read/write) registers for holding the time-constant that determines the baud rate. Finally, associated with the interrupt logic is a write register for the interrupt vector accessible through either channel, a write only Master Interrupt Control register and three read registers: one containing the vector with status information (Channel B only), one containing the vector without status (Channel A only), and one containing the Interrupt Pending bits (Channel A only). The registers for each channel are designated as follows:

WR0-WR15 – Write Registers 0 through 15 RR0-RR3, RR10, RR12, RR13, RR15 – Read Registers 0 through 3, 10, 12, 13, 15

Table 1 lists the functions assigned to each read or write register. The SCC contains only one WR2 and WR9, but they can be accessed by either channel. All other registers are paired (one for each channel).




Figure 8. Block Diagram of SCC Architecture

Data Path. The transmit and receive data path illustrated in Figure 9 is identical for both channels. The receiver has three 8-bit buffer registers in a FIFO arrangement, in addition to the 8-bit receive shift register. This scheme creates additional time for the CPU to service an interrupt at the beginning of a block of high-speed data. Incoming data is routed through one of several paths (data or CRC), depending on the selected mode (the character length in Asynchronous modes also determines the data path).

The transmitter has an 8-bit Transmit Data buffer register loaded from the internal data bus, and a 20-bit Transmit Shift register that can be loaded either from the synchronous character registers or from the Transmit Data register. Depending on the operational mode, outgoing data is routed through one of four main paths before it is transmitted from the Transmit Data output (TxD).

ARCHITECTURE (Continued)




Figure 9. Data Path

1-14 9984043 0032267 986



Table 1. Read and Write Register Functions

Read Register	Functions
RR0	Transmit/Receive Buffer Status and External Status
RR1	Special Receive Condition Status
RR2	Modified Interrupt Vector (Channel B Only)
	Unmodified Interrupt Vector (Channel A Only)
RR3	Interrupt Pending Bits (Channel A Only)
RR8	Receive Buffer
RR10	Miscellaneous Status
RR12	Lower Byte of Baud Rate Generator Time-Constant
RR13	Upper Byte of Baud Rate Generator Time-Constant
RR15	External/Status Interrupt Information

Write Register	Functions
WR0	CRC Initialize, Initialization Command for the Various Modes, Register Pointers
WR1	Transmit/Receive, Interrupt and Data Transfer Mode Definition
WR2	Interrupt Vector (Accessed Through Either Channel)
WR3	Receive Parameters and Control
WR4	Transmit/Receive Miscellaneous Parameters and Modes
WR5	Transmit Parameters and Control
WR6	Sync Characters or SDLC Address
WR7	Sync Character or SDLC Flag
WR8	Transmit Buffer
WR9	Master Interrupt Control and Reset (Accessed Through Either Channel)
WR10	Miscellaneous, Transmitter/Receiver Control Bit
WR11	Clock Mode Control
WR12	Lower Byte of Baud Rate Generator Time Constant
WR13	Upper Byte of Baud Rate Generator Time
WR14	Miscellaneous Control Bits
WR15	External/Status Interrupt Control

PROGRAMMING

The SCC contains write registers in each channel that are programmed by the system separately to configure the functional personality of the channels.

Z8530

In the SCC, register addressing is direct for the data registers only, which are selected by a High on the D/C pin. In all other cases (with the exception of WRO and RRO), programming the write registers requires two write operations and reading the read registers requires both a write and a read operation. The first write is to WRO and contains three bits that point to the selected register. The second write is the actual control word for the selected register, and if the second operation is read, the selected read register is accessed. All of the registers in the SCC, including the data registers, may be accessed in this fashion. The pointer bits are automatically cleared after the read or write operation so that WRO (or RRO) is addressed again.

Z8030

All SCC registers are directly addressable. How the SCC decodes the address placed on the address/data bus at the beginning of a Read or Write cycle is controlled by a command issued in WROB. In the Shift Right mode the channel select A/B is taken from AD0 and the state of AD5 is ignored. In the Shift Left mode the channel select A/B is taken from ADS and the state of AD0 is ignored. AD7 and AD6 are always ignored as address bits and the register address itself occupies AD4–AD1.

Z8530/Z8030

The system program first issues a series of commands to initialize the basic mode of operation. This is followed by other commands to qualify conditions within the selected mode. For example, the Asynchronous mode, character length, clock rate, number of stop bits, even or odd parity might be set first. Then the interrupt mode would be set, and finally, receiver or transmitter enable.

PROGRAMMING

Read Registers. The SCC contains eight read registers (nine, counting the receive buffer (RR8) in each channel). Four of these may be read to obtain status information (RR0, RR1, RR10, and RR15). Two registers (RR12 and RR13) may be read to learn the baud rate generator time-constant. RR2 contains either the unmodified interrupt vector (Channel A), or the vector modified by status information (Channel B). RR3 contains the Interrupt Pend-

ing (IP) bits (Channel A). Figure 10 shows the formats for each read register.

The status bits of RR0 and RR1 are carefully grouped to simplify status monitoring; e.g., when the interrupt vector indicates a Special Receive Condition interrupt, all the appropriate error bits can be read from a single register (RR1).




Figure 10.1. Read Register Bit Functions






Figure 10.2. Read Register Bit Functions

Write Registers. The SCC contains 13 write registers (14 counting WR8, the transmit buffer) in each channel. These write registers are programmed separately to configure the functional "personality" of the channels. In addition, there are two registers (WR2 and WR9) shared by the two

channels that may be accessed through either of them. WR2 contains the interrupt vector for both channels, while WR9 contains the interrupt control bits. Figure 11 shows the format of each write register.







Figure 11.1. Write Register Bit Functions













Figure 11.2. Write Register Bit Functions (Continued)






Figure 11.3. Write Register Bit Functions (Continued)







Figure 11.4. Write Register Bit Functions (Continued)








Figure 11.5. Write Register Bit Functions (Continued)



Z8530 Timing

The SCC generates internal control signals from /WR and /TFD that are related to PCLK. Since PCLK has no phase relationship with WR and RD, the circuitry generating these internal control signals must provide time for metastable conditions to disappear. This gives rise to a recovery time related to PCLK. The recovery time applies only between bus transactions involving the SCC. The recovery time required for proper operation is specified from the falling edge of /WR or /RD in the first transaction involving the SCC, to the falling edge of /WR or /RD in the second

transaction involving the SCC. This time must be at least 4 PCLK regardless of which register or channel is being accessed.

Read Cycle Timing. Figure 12 illustrates Read cycle timing. Addresses on A/B and D/C, and the status on /INTACK must remain stable throughout the cycle. If /CE falls after /RD falls, or if it rises before /RD rises, the effective /RD is shortened.




Figure 12. Read Cycle Timing

Write Cycle Timing. Figure 13 illustrates Write cycle timing. Addresses on A//B and D//C, and the status on /INTACK must remain stable throughout the cycle. If /CE

falls after MR falls, or if it rises before /MR rises, the effective /MR is shortened. Data must be valid before the falling edge of MR.




Figure 13. Write Cycle Timing

Interrupt Acknowledge Cycle Timing. Figure 14 illustrates Interrupt Acknowledge cycle timing. Between the time /INTACK goes Low and the falling edge of /RD, the internal and external IEI/IEO daisy-chains settle. If there is an interrupt pending in the SCC and IEI is High when /RD

falls, the Acknowledge cycle is intended for the SCC. In this case, the SCC may be programmed to respond to /RD Low by placing its interrupt vector on D7-D0, it then sets the appropriate Interrupt Under Service latch internally.




Figure 14. Interrupt Acknowledge Cycle Timing



The SCC generates internal control signals from /AS and /DS that are related to PCLK. Since PCLK has no phase relationship with /AS and /DS, the circuitry generating these internal control signals must provide time for metastable conditions to disappear. This gives rise to a recovery time related to PCLK. The recovery time applies only between bus transactions involving the SCC. The recovery time required for proper operation is specified from the falling edge of DS in the first transaction involving the SCC.

to the falling edge of /DS in the second transaction involving the SCC.

Read Cycle Timing. Figure 15 illustrates Read cycle timing. The address on AD7-AD0, and the state of /CS0 and /INTACK are latched by the rising edge of AS. R//W must be High to indicate a Read cycle. CS1 must also be High for the Read cycle to occur. The data bus drivers in the SCC are then enabled while /DS is Low.




Figure 15. Read Cycle Timing



Write Cycle Timing. Figure 16 illustrates Write cycle timing. The address on AD7-AD0, and the state of /CS0 and /INTACK are latched by the rising edge of /AS. R/W

must be Low to indicate a Write cycle. CS1 must be High for the Write cycle to occur. /DS Low strobes the data into the SCC.




Figure 16. Write Cycle Timing



Interrupt Acknowledge Cycle Timing. Figure 17 illustrates Interrupt Acknowledge cycle timing. The address on AD7-AD0, and the state of /CS0 and /INTACK are latched by the rising edge of /AS. However, if /INTACK is Low, the address and /CS0 are ignored. The state of the R//W and CS1 are also ignored for the duration of the Interrupt Acknowledge cycle. Between the rising edge of /AS and

the falling edge of /DS, the internal and external IEI/IEO daisy-chains settle. If there is an interrupt pending in the SCC, and IEI is High when /DS falls, the Acknowledge cycle was intended for the SCC. In this case, the SCC may be programmed to respond to RD Low by placing its interrupt vector on D7-D0, it then internally sets the appropriate Interrupt Under Service latch.




Figure 17. Interrupt Acknowledge Cycle Timing



ABSOLUTE MAXIMUM RATINGS

Symbol	Description	Min	Max	Units
V _{CC} T _{STG} T _A	Supply Voltage (*) Storage Temp Oper Ambient Temp Power Dissipation		+7.0 +150° † 2.2	> C C W

Notes:

- Voltage on all pins with respect to GND.
- † See Ordering Information

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

STANDARD TEST CONDITIONS

The DC characteristics and capacitance section below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the referenced pin.

From Output Under Test

100 pF

2.1K

Figure 18. Standard Test Load

Standard conditions are as follows:

- \blacksquare + 4.75V < V_{cc} < + 5.25V
- GND = 0V
- T_A as specified in Ordering Information

All AC parameters assume a load capacitance of 50 pF max.




Figure 19. Open-Drain Test Load



CAPACITANCE

Symbol	Parameter	Min	Max	Unit	Condition
CIN	Input Capacitance		10	pF	
\sim	Output Capacitance		15	pF	
C_{VO}	Bi-directional Capacitance		20	pF	
	Gate Count		6000	-	

Notes:

- 1. F = 1 MHz, over specified temperature range.
- 2. Unmeasured pins returned to ground.

DC CHARACTERISTICS (Z8530/8030)

Symbol	Parameter	Min	Max	Unit	Condition
V _{IH}	Input High Voltage	2.0	V _{cc} +0.3	V	
VIL	Input Low Voltage	-0.3	Ö.8	V	
V _{oH}	Output High Voltage	2.4		V	I _{OH} = -250 μA
V _{OL}	Output Low Voltage		0.4	V	$I_{OL} = +2.0 \text{ mA}$
I _{IL}	Input Leakage		±10.0	μА	$0.4 \le V_{IN} \le +2.4V$
loL	Output Leakage		±10.0	μA	$0.4 \le V_{OUT}^{(N)} \le +2.4V$
Icc	V _{cc} Supply Current		250	mΑ	001

Notes:

 $V_{cc} = 5V \pm 5\%$ unless otherwise specified.

Z8530 AC CHARACTERISTICS




Figure 20. Read and Write Timing






Figure 21. Interrupt Acknowledge Timing



Z8530 AC CHARACTERISTICS (Continued)

				4 MHz		6 MHz		8 MHz	
No.	Symbol	Parameter	Min	Max	Min	Max	Min	Max	Notes [6]
1	TwPCI	PCLK Low Width	105	2000	70	1000	50	1000	
2	TwPCh	PCLK High Width	105	2000	70	1000	50	1000	
3	TfPC	PCLK Fall Time		20		10		10	
4	TrPC	PCLK Rise Time		20		10		10	
5	TcPC	PCLK Cycle Time	250	4000	165	2000	125	2000	
6	TsA(WR)	Address to /WR Fall Setup Time	80		80		70		
7	ThA(WR)	Address to /WR Rise Hold Time	0		0		0		
8	TsA(RD)	Address to /RD Fall Setup Time	80		80		70		
9	ThA(RD)	Address to /RD Rise Hold Time	0		0		0		
10	TsIA(PC)	/INTACK to PCLK Rise Setup Time	10		10		10		
11	TslAi(WR)	/INTACK to /WR Fall Setup Time	200		160		145		[1]
12	ThIA(WR)	/INTACK to /WR Rise Hold Time	0		0		0		
13	TsIAi(RD)	/INTACK to /RD Fall Setup Time	200		160		145		[1]
14	ThIA(RD)	/INTACK to /RD Rise Hold Time	0		0		0		
15	ThIA(PC)	/INTACK to PCLK Rise Hold Time	100		100		85		
16	TsCEI(WR)	/CE Low to /WR Fall Setup Time	0		0		0		
17	ThCE(WR)	/CE to /WR Rise Hold Time	0		0		0		
18	TsCEh(WR)	/CE High to /WR Fall Setup Time	100		70		60		
19	TsCEI(RD)	/CE Low to /RD Fall Setup Time	0		0		0		[1]
20	ThCE(RD)	/CE to /RD Rise Hold Time	0		0		0		[1]
21	TsCEh(RD)	/CE High to /RD Fall Setup Time	100		70		60		[1]
22	TwRDI	/RD Low Width	240		200		150		
23	TdRD(DRA)	/RD Fall to Read Data Active Delay	0		0		0		
24	TdRDr(DR)	/RD Rise to Read Data Not Valid Delay	0		0		0		
25	TdRDf(DR)	/RD Fall to Read Data Valid Delay		250		180		140	
26	TdRD(DRz)	/RD Rise to Read Data Float Delay		70		45		40	[2]

Notes:

- 1. Parameter does not apply to Interrupt Acknowledge transactions.
- Float delay is defined as the time required for a ±0.5V change at the output with a maximum DC load and minimum AC load.




Figure 22. Reset Timing

			4 N	MHz	6 MHz		8 MHz		
No.	Symbol	Parameter	Min	Max	Min	Max	Min	Max	Notes [6]
27	TdA(DR)	Address Required Valid to		300		280		220	
		Read Data Valid Delay							
28	TwWRI	/WR Low Width	240		200		150		
29	TsDW(WR)	Write Data to /WR Fall Setup Time	10		10		10		
30	ThDW(WR)	Write Data to /WR Rise Hold Time	0		0		0		
31	TdWR(W)	/WR Fall to Wait Valid Delay		240		200		170	[4]
32	TdRD(W)	/RD Fall Wait Valid Delay		240		20		170	[4]
33	TdWRf(REQ)	/WR Fall to /W//REQ Not Valid Delay		240		200		170	
34	TdRDf(REQ)	/RD Fall to /W//REQ Not Valid Delay		240		200		170	
35	TdWRr(REQ)	/WR Fall /DTR//REQ Not Valid Delay		4TcPC		4TcPC		4TcPC	
36	TdRDr(REQ)	/RD Rise to /DTR//REQ Not Valid Delay		4TcPC		4TcPC	····-	4TcPC	
37	TdPC(INT)	PCLK Fall to /INT Valid Delay		500		500		500	[4]
38	TdlAi(RD)	/INTACK to /RD Fall (Acknowledge) Delay	250		200		150		[5]
39	Twrda	/RD (Acknowledge) Width	250		200		150		
40	TdRDA(DR)	/RD Fall (Acknowledge) to			250		180	140	
		Read Data Valid Delay							
41	TsIEI(RDA)	IEI to FD Fall (Acknowledge) Setup Time	120		100		95		
42	ThiEI(RDA)	IEI to /RD Rise (Acknowledge) Hold Time	0		0		0		
43	TdlEl(IEO)	IEI to IEO Delay Time		120		100		95	
44	TdPC(IEO)	PCLK Rise to IEO Delay		250		250		200	
45	TdRDA(INT)	/RD Fall to /INT Inactive Delay		500		500		450	[4]
46	TdRD(WRQ)	/RD Rise to /WR Fall Delay for No Reset	30		15		15		
47	TdWRQ(RD)	/WR Rise to /RD Fall Delay for No Reset	30		30		20		
48	Twres	/WR and /RD Coincide Low for Reset	250		200		150		
49	Trc	Valid Access Recovery Time	4TcPC		4TcPC		4TcPC		[3]

Notes:

- 3. Parameter applies only between transactions involving the SCC.
- 4. Open-drain output, measured with open-drain test load.
- Parameter is system dependent. For any SCC in the daisy chain, TdlAi(RD) must be greater than the sum of TdPC(IEO) for the highest priority device in the daisy-chain, TsIEI(RDA) for the SCC, and TdIEIf(IEO) for each device separating them in the daisy-chain.
- 6. Units in nanoseconds (ns), unless otherwise noted.




Figure 23. Cycle Timing

Z8530 General Timing Diagram




Figure 24. 28530 General Timing Diagram



Z8530 General Timing Table

			4 M	Hz	6 MH	lz	8 MHz		
No.	Symbol	Parameter	Min	Max	Min	Max	Min	Max	Notes [6]
1	TdPC(REQ)	/PCLK Low to /W//REQ Valid		250		250		250	
2	TsPC(W)	/PCLK Low to Wait Inactive		350		350		350	
3	TsRXC(PC)	/PxC High to /PCLK High Setup Time /PCLK ÷ 4 case only)	80	TwPCL	. 70	TwPCL	60	TwPCL	[1,4]
4	TsRXD(RxCr)	RxD to /RxC High Setup Time (X1 Mode)	0		0		0		[1]
5	ThRXD(RxCr)	RxD to /RxC High Hold Time (X1 Mode)	150		150		150		[1]
6	TsRXD(RxCf)	RxD to /RxC Low Setup Time (X1 Mode)	0		0		0		[1,5]
7	ThRXD(RxCf)	RxD to /RxC Low Hold Time (X1 Mode)	150		150		150		[1,5]
8	TsSY(RXC)	SYNC to /RxC High Setup Time	-200		-200		-200		[1]
9	TsSY(RXC)	SYNC to /RxC High Hold Time	3TcPc+400		3TcPc+ 400		3TcPc+40	10	[1]
10	TsTXC(PC)	/TxC Low to /PCLK High Setup Time	0		0		0		[2,4]
11	TdTXCf(TXD)	/TxC Low to TxD Delay (X1 Mode)		300		230		200	[2]
12	TsTxCcr(TXD)	/TxC High to TxD Delay (X1 Mode)	300		230		200		[12,5]
13	TdTXD(TRX)	TxD to TRxC Delay (Send Clock Echo)		200		200		200	
14	TwRTXh	/RTxC High Width	180		180		150		[6]
15	TwRTXI	/RTxC Low Width	180		180		150		[6]
16	TcRTX	/RTxC Cycle Time (RxD, TxD)	1000		640		500		[7]
17	TcRTXX	Crystal Osc. Period	250	1000	165	1000	125	1000	[3]
18	TwTRXh	/TRxC High Width	180		180		150		[6]
19	TwTRXI	/TRxC Low Width	180		180		150		[6]
20	TcTRX	/TRxC Cycle Time	1000		640		500		[6,7]
21	TwEXT	/DCD or /CTS Pulse Width	200		200		200		
22	TwSY	/SYNC Pulse Width	200		200		20		

Notes:

- [1] /RxC is /RTxC or /TRxC, whichever is supplying the receive clock.
- 2] /TxC is /TRxC or /RTXC, whichever is supplying the transmit clock.
- [3] Both /RTxC and /SNC have 30 pF capacitors to ground connected to them
- [4] Parameter applies only if the data rate is one-fourth the PCLK rate. In all other cases, no phase relationship between /RxC and PCLK or /TxC and PCLK is required.
- [5] Parameter applies only to FM encoding/decoding.
- [6] Parameter applies only for transmitter and receiver; DPLL and baud rate generator timing requirements are identical to case PCLK requirements.
- [7] The maximum receive or transmit data ratio is one-fourth PCLK.
- [8] Units in nanoseconds (ns), unless otherwise noted.

Z8530 System Timing Diagram




Figure 25. System Timing Diagram

1-36

9984043 0032289 547



Z8530 System Timing Table

		Symbol Parameter	4 1	ИHz	6 N	1Hz	8 MHz			
No.	Symbol		Min	Max	Min	Max	Min	Max	Notes [5]	
1	TdRXC(REQ)	/RxC High to /W//REQ Valid	8	12	8	12	8	12	[2]	
2	TdRXC(W)	/RxC High to Wait Inactive	8	14	8	14	8	14	[1,2]	
3	TdRdXC(SY)	/RxC High to /SYNC Valid	4	7	4	7	4	7	[2]	
4	TsRXC(INT)	/RxC High to INT Valid	10	16	10	16	10	16	[1,2]	
			2	3	2	3	2	3	[4]	
5	TdTXC(REQ)	/TxC Low to /W//REQ Valid	5	8	5	8	5	8	[3]	
6	TdTXC(W)	/TxC Low to Wait Inactive	5	11	5	11	5	11	[1,3]	
7	TdTXC(DRQ)	/TxC Low to /DTR//REQ Valid	4	7	4	7	4	7	[3]	
8	TdTXC(INT)	/TxC Low to INT Valid	6	10	6	10	6	10	[1,3]	
			2	3	2	3	2	3	[4]	
9	TdSY(INT)	/SYNC to INT Valid	2	6	2	6	2	6	[1]	
10	TdEXŤ(INŤ)	/DCD or /CTS to /INT Valid	2	6	2	6	2	6	[1]	

Notes:

^[1] Open-drain output, measured with open-drain test load.

^{[2] /}RxC is /RTXC or /TRXC, whichever is supplying the receive clock.

^{[3] /}TxC is /TRxC or /RTxC, whichever is supplying the transmit clock.

^[4] Units equal to /AS.

^[5] Units equal to TcPc.

Z8030 AC CHARACTERISTICS

Read and Write Timing




Figure 26. Read and Write Timing



Z8030 AC CHARACTERISTICS

Interrupt Acknowledge Timing




Figure 27. Interrupt Acknowledge Timing




Figure 28. Rest Timing



Z8030 AC CHARACTERISTICS (Continued)

		****	4 N	1Hz	6 M	Hz	8 MHz		
No.	Symbol	Parameter	Min	Max	Min	Max	Min	Max	Notes [3]
1	TwAS	/AS Low Width	70		50		35		
2	TdDS(AS)	/DS to /AS Fall Delay	50		25		15		
3	TsCSC)(AS)	/CS0 to /AS Rise Setup Time	0		0		0		[1]
4	ThCSO(AS)	/CS0 to /AS Rise Hold lime	60		40		30		[1]
5	TsCS1(DS)	CS1 to /DS Fall Setup Time	100		80		65		[1]
6	ThCS1(DS)	CS1 to /DS Rise Hold Time	55		40		30		[1]
7	TsIA(AS)	/INTACK to /AS Rise Setup Time	10		10		10		
8.	ThIA(AS)	/INTACK to /AS Rise Hold Time	250		200		150		
9	TsSRWR(DS)	R//W (Read) to /DS Fall Setup Time	100		80		65		
10	ThRW(DS)	R//W to /DS Rise Hold Time	55		40		35		
11	TsRWW(DS)	R//W (Write) to /DS Fall Setup Time	0		0		0		
12	TdAS(DS)	/AS Rise to /DS Fall Delay	60		40		30		
13	TwDSI	/DS Low Width	240		200		150		
14	Trc	Valid Access Recovery Time	4TcPC		4TcPC		4TcPC		[2]
15	TsA(AS)	Address to /AS Rise Setup Time	30		10		10		[1]
16	ThA(AS)	Address to /AS Rise Hold Time	50		30		25		[1]
17	TsDW(DS)	Write Data to /DS Fall Setup Time	30		20		15		
18	ThDW(DS)	Write Date to /DS Rise Hold Time	30		20		20		
19	TdDS(DA)	/DS Fall to Data Active Delay	0		0		0		
20	TdDSr(DR)	/DS Rise to Read Data Not Valid Delay	0		0		0		
21	TdDSf(DR)	/DS Fall to Read Data Valid Delay		250		180		140	
22	TdAS(DR)	/AS Rise to Read Data Valid Delay		520		300		250	

Notes:

^{1.} Parameter does not apply to interrupt Acknowledge transactions.

^{2.} Parameter applies only between transactions involving the SCC.

^{3.} Units in nanoseconds (ns), unless otherwise noted.



			4 N	ЛНZ	6 MHz		8 MHz		
No.	Symbol	Parameter	Min	Max	Min	Max	Min	Max	Notes [8]
23	TdDS(DRz)	/DS Rise to Read Data Float Delay		70		45		40	[3]
24	TdA(DR)	Address Required Valid to							
		Read Data Valid Delay		570		310		260	
25	TdDS(W)	/DS Fall to Wait Valid Delay		240		200		170	[4]
26	TdDSf(REQ)	/DS Fall to /W//REQ Not Valid Delay		240		200		170	
27	TdDSr(REQ)	/DS Fall to /DTR//REQ Not Valid Delay		4TcPC		4TcPC		4TcPC	
28	TdAS(INT)	/AS Rise to /INT Valid Delay		500		500		500	[4]
29	TdAS(DSA)	/AS Rise to /DS Fall (Acknowledge) Delay	250		250		250		[5]
30	TwDSA	/DS (Acknowledge) Low Width	390		200		150		
3 1	TdDSA(DR)	/DS Fall (Acknowledge) to							
		Read Data Valid Delay		250		180		140	
32	TslEl(DSA)	IEI to /DS Fall (Acknowledge) Setup Time	120		100		80		
33	ThIEI(DSA)	IEI to /DS Fall (Acknowledge) Hold Time	0		0		0		
34	TdIEI(IEO)	IEI to IEO Delay		120		100		90	
35	TdAS(IEO)	/AS Rise to IEO Delay		250		250		200	[6]
36	TdDSA(INT)	/DS Fall (Acknowledge to							
		/INT Inactive Delay		500		500		450	[4]
37	TdDS(ASO)	/DS Rise to /AS Fall Delay for No Reset	30		15		15		
38	TdASQ(DS)	/AS Rise to /DS Fall Delay for No Reset	30		30		20		
39	TwRES	/AS and /DS Coincide Low for Reset	250		200		150		[7]
40	TwPCI	PCLK Low Width	105	2000	70	1000	50		
41	TwPCh	PCLK High Width	105	2000	70	1000	50		
42	TcPC	PCLK Cycle Time	250	4000	165	2000	125		
43	TrpC	PCLK Rise Time		20		10		10	
44	TfPC	PCLK Fall Time		20		10		10	

Notes:

- Float delay is defined as the time required for a ±0.5V change in the output with a maximum DC load and a minimum AC load.
- Open-drain output, measured with open-drain test load.
- Parameter is system dependent. For any Z-SCC in the daisy-chain, TdAS(DSA) must be greater than the sum of TdAS(IEO) for the highest priority device in the daisy-chain, TsIEI(DSA) for the Z-SCC, and TdIEII(IEO) for each device separating them in the daisy-chain.
- Parameter applies only to a Z-SCC pulling INT Low at the beginning of the Interrupt Acknowledge transaction.
- Internal circuitry allows for the reset provided by the ZB to be recognized as a reset by the Z-SCC.
 All timing references assume 2.0V for a logic "1" and 0.8V for a logic "0."
- 8. Units in nanoseconds (ns), unless otherwise noted.

Z8030 General Timing Diagram




Figure 29. Z8030 General Timing Diagram

1-42

9984043 0032295 840



Z8030 General Timing Diagram

			4 M	Hz	6 MH	lz	8 MI	-lz	
No.	Symbol	Parameter	Min	Max	Min	Max	Min	Max	Notes [8]
1	TdPC(REQ)	/PCLK Low to /W//REQ Valid		250		250		250	
2	TsPC(W)	/PCLK Low to Wait Inactive		350		350		350	
3	TsRXČ(PC)	/RxC High to /PCLK High Setup Time (PCLK ÷ 4 case only)	80	TwPCL	. 70	TwPCL	. 60	TwPCL	[1,4]
4	TsRXD(RXCr)	RxD to /RxC High Setup Time (X1 Mode)	0		0		0		[1]
5	ThRXD(RxCr)	RxD to /RxC High Hold Time (X1 Mode)	150		150		150		[1]
6	TsRXD(RXCf)	RxD to /RxC Low Setup Time (X1 mode)	0		0		0		[1,5]
7	ThRXD(RXCf)	RxD to /RxC Low Hold Time (X1 Mode)	150		150		150		[1,5]
8	TsSY(RXC)	SYNC to /RxC High Setup Time	-200		-200		-200		[1]
9	ThSY(RxC)	/SYNC to /RxC High Hold Time	3TcPc+400	l	3TcPc+400	•	3TcPc+400)	[1]
10	TsT XC(PC)	/TxC Low to /PCLK High Setup Time	0		0		0		[2,4]
11	TdTXCf(TXD)	/TxC Low to TxD Delay (X1 Mode)		300		230		200	[2]
12	TdTxCr(TXD)	/TxC High to TxD Delay (X1 Mode)		300		230		200	[2,5]
13	TdTXD(TRX)	TxD to TRxC Delay (Send Clock Echo)		200		200		200	
14	TwRTXh	/RTxC High Width	180		180		150		[6]
15	TwRT XI	/RTxC Low Width	180		180		150		[6]
16	TcRTX	/RTxC Cycle Time (RxD,TxD)	1000		640		500		[6,7]
17	TcRTXX	Crystal Osc. Period	250	1000	165	1000	125	1000	[3]
18	TwTRXh	/TRxC High Width	180		180		150		[6]
19	TWTRXI	/TRxC Low Width	180		180		150		[6]
20	TcTRX	/TRXC Cycle Time	1000		640		500		[6,7]
21	TwEXT	/DCD or /CTS Pulse Width	200		200		200		
22	TwSY	/SYNC Pulse Width	200		200		200		

Notes:

- [1] /RxC is /RTxC or /TRxC, whichever is supplying the receive clock.
- [2] rTxC is fTRxC or /RTXC, whichever is supplying the transmit clock.
- Both /RTxC and /SYNC have 30 pF capacitors to ground connected to them.
- [4] Parameter applies only if the data rate is one-fourth the PCLK rate. In all other cases, no phase relationship between /RxC and PCLK or /TxC and PCLK is required.
- [5] Parameter applies only to FM encoding/decoding.
- [6] Parameter applies only for transmitter and receiver; DPLL and baud rate generator timing requirements are identical to case PCLK requirements.
- [7] The maximum receive or transmit data rate is one-fourth PCLK.
- [8] Units in nanoseconds (ns), unless otherwise noted.

Z8030 System Timing Diagram




Figure 30. 28530 System Timing Diagram

1-44 ; 9984043 0032297 613 **--**




Z8030 System Timing Diagram


			41	ViHz	6 1	VIHZ	8 1	/IHz	
No.	Symbol	Parameter	Min	Max	Min	Max	Min	Max	Notes [5
1	TdRXC(REQ)	/RxC High to /W//REQ Valid	8	12	8	12	8	12	[2]
2	TdRXC(W)	/RxC High to Wait Inactive	8	14	8	14	8	14	[1,2]
3	TdRdXC(SY)	/RxC High to /SYNC Valid	4	7	4	7	4	7	[2]
4	TdRXC(INT)	/RxC High to INT Valid	8	12	8	12	8	12	[1,2]
	, ,	•	2	3	2	3	2	3	[4]
5	TdTXC(REQ)	/TxC Low to /W//REQ Valid	5	8	5	8	5	8	[3]
6	TdT XC(W)	/TxC Low to Wait Inactive	5	11	5	11	5	11	[1,3]
7	TdTXC(DRQ)	/TxC Low to /DTR//REQ Valid	4	7	4	7	4	7	[3]
8	TdTXC(INT)	/TxC Low to /INT Valid	4	6	4	6	4	6	[1,3]
			2	3	2	3	2	3	[4]
9	TdSY(INT)	SYNC to INT Valid	2	3	2	3	2	3	[1,4]
10	TdEXŤ(INŤ)		2	3	2	3	2	3	[1,4]


Notes:

- [1] Open-drain output, measured with open-drain test load.
- [2] /RxC is /RTxC or /TRxC, whichever is supplying the receive clock.
- [3] /TxC is /TRxC or /RTXC, whichever is supplying the transmit clock.
- [4] Units equal to /AS.
- [5] Units in nanoseconds (ns), unless otherwise noted.

PACKAGE INFORMATION








SYMBOL	MILLI	METER	INCH		
3 mout	MIN	HAX	MIN	MAX	
A1	0.51	0.81	.020	.032	
A2	3.25	3.43	.128	.135	
В	0.38	0.53	.015	.021	
B1	1.02	1.52	.040	.060	
C	0:63	0.38	.009	.015	
D	52.07	52.58	2.050	2.070	
Ε	15.24	15.75	.600	.620	
El	13.59	14.22	.535	.560	
	2.54 TYP		.100 TYP		
eA	15.49	16.51	.610	.650	
L	3.18	3.81	.125	.150	
- Q1	1.52	1.91	.060	.075	
2	1.52	2.29	.060	.090	

CONTROLLING DIMENSIONS . INCH

40-Pin DIP Package Diagram



SYMBOL	MILLI	METER	INCH		
SIMBUL	MIN	MAX	MIN	MAX	
A	4.27	4.57	.168	.180	
AL	2.67	2.92	.105	.115	
D/E	17.40	17.65	.685	.695	
D1/E1	16.51	16.66	.650	.656	
D2	15.24	16.00	.600	.630	
69	. 1.27	TYP	.050	TYP	

44-Pin PLCC Package Diagram

1-46 : 9984043 0032299 496

ORDERING INFORMATION

Z8030

4 MHz	6 MHz	8 MHz
40-Pin DIP	40-Pin DIP	40-Pin DIP
Z803004PSC	Z803006PSC	Z803008PSC
4 MHz	6 MHz	8 MHz
44-Pin PLCC	44-Pin PLCC	44-Pin PLCC
7803004VSC	7803006VSC	Z803008VSC

Z8530

4 MHz

40-Pin DIP	40-Pin DIP	40-Pin DIP
Z853004PSC	Z853006PSC	Z853008PSC
4 MHz	6 MHz	8 MHz
4 1411 12	O IVIL 12	4
44-Pin PLCC	44-Pin PLCC	44-Pin PLCC

6 MHz

For fast results, contact your local Zilog sales office for assistance in ordering the part desired.

8 MHz

Speed

04 = 4 MHz 06 = 6 MHz 08 = 8 MHz

Package

V = Plastic Chip Carrier

Temperature

 $S = 0^{\circ}C$ to $+70^{\circ}C$

Environmental

C = Plastic Standard

Example:

