03E 08325 [

Z8530 Military SCC T-75-37-07 Serial Communications Controller

Zilog

Military Electrical Specification

July 1985

FEATURES

- Two independent, 0 to 1.5M bit/second, full-duplex channels, each with a separate crystal oscillator, baud rate generator, and Digital Phase-Locked Loop for clock recovery.
- Multi-protocol operation under program control; programmable for NRZ, NRZI, or FM data encoding.
- Asynchronous mode with five to eight bits and one, one and one-half, or two stop bits per character; programmable clock factor; break detection and generation; parity, overrun, and framing error detection.
- Synchronous mode with internal or external character

synchronization on one or two synchronous characters and CRC generation and checking with CRC-16 or CRC-CCITT preset to either 1s or 0s.

- SDLC/HDLC mode with comprehensive frame-level control, automatic zero insertion and deletion, I-field residue handling, abort generation and detection, CRC generation and checking, and SDLC Loop mode operation.
- Local Loopback and Auto Echo modes.
- 1.544M bit/second T1 digital trunk compatible version available.

GENERAL DESCRIPTION

The Z8530 SCC Serial Communications Controller is a dual-channel, multi-protocol data communications peripheral designed for use with conventional non-multiplexed buses. The SCC functions as a serial-to-parallel, parallel-to-serial converter/controller. The SCC can be software-configured to satisfy a wide variety of serial communications applications. The device contains a variety of new, sophisticated internal functions including on-chip baud rate generators, Digital Phase-Locked Loops, and crystal oscillators that dramatically reduce the need for external logic.

The SCC handles Asynchronous formats, Synchronous byte-oriented protocols such as IBM Bisync, and

Synchronous bit-oriented protocols such as HDLC and IBM SDLC. This versatile device supports virtually any serial data transfer application (cassette, diskette, tape drives, etc.).

The device can generate and check CRC codes in any Synchronous mode and can be programmed to check data integrity in various modes. The SCC also has facilities for modem controls in both channels. In applications where these controls are not needed, the modem controls can be used for general-purpose I/O.

The Z-BUS daisy-chain interrupt hierarchy is also supported—as is standard for Zilog peripheral components.

03E 08326

D

TIMING

T-75-37-07

The SCC generates internal control signals from \overline{WR} and \overline{RD} that are related to PCLK. Since PCLK has no phase relationship with \overline{WR} and \overline{RD} , the circuitry generating these internal control signals must provide time for metastable conditions to disappear. This gives rise to a recovery time related to PCLK. The recovery time applies only between bus transactions involving the SCC. The recovery time required for proper operation is specified from the rising edge of \overline{WR} or \overline{RD} in the first transaction involving the SCC

to the falling edge of \overline{WR} or \overline{RD} in the second transaction involving the SCC. This time must be at least 6 PCLK cycles plus 200 ns.

Read Cycle Timing. Figure 1 illustrates Read cycle timing. Addresses on A/ \overline{B} and D/ \overline{C} and the status on \overline{INTACK} must remain stable throughout the cycle. If \overline{CE} falls after \overline{RD} falls or if it rises before \overline{RD} rises, the effective \overline{RD} is shortened.




Figure 1. Read Cycle Timing

Write Cycle Timing. Figure 2 illustrates Write cycle timing. Addresses on A/B and D/C and the status on INTACK must

remain stable throughout the cycle. If \overline{CE} falls after \overline{WR} falls or if it rises before \overline{WR} rises, the effective \overline{WR} is shortened.




Figure 2. Write Cycle Timing

Interrupt Acknowledge Cycle Timing. Figure 3 illustrates Interrupt Acknowledge cycle timing. Between the time INTACK goes Low and the falling edge of RD, the internal and external IEI/IEO daisy chains settle. If there is an interrupt pending in the SCC and IEI is High when RD falls,

the Acknowledge cycle is intended for the SCC. In this case, the SCC may be programmed to respond to \overline{RD} Low by placing its interrupt vector on $D_0 \cdot D_7$ and it then sets the appropriate Interrupt-Under-Service latch internally.




Figure 3. Interrupt Acknowledge Cycle Timing

2023-003, 004, 005

03E 08327

T-75-37-07

D

ABSOLUTE MAXIMUM RATINGS

Guaranteed by characterization/design.

Voltages on all pins with respect to GND-0.3V to +7V
Operating Case Temperature-55°C to +125°C
Storage Temperature Range-65°C to +150°C
Absolute Maximum Power Dissipation2.0W

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


STANDARD TEST CONDITIONS

The DC Characteristics and Capacitance sections listed below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the referenced pin.

Military Operating Temperature Range (T_C) -55°C to +125°C

Standard Military Test Condition +4.5V ≤ V_{CC} ≤ +5.5V

All AC parameters assume a load capacitance of 50 pf. Add 15 ns delay for each 50 pf increase in load up to a maximum of 200 pf for the data bus. AC timing measurements are referenced to 1.5 volts (except for clock, which is referenced to the 20% and 80% points).



Standard Test Load

Open-Drain Test Load

DC CHARACTERISTICS

Symbol	Parameter	Min	Max	Unit	Condition
V _{tH}	Input High Voltage	2.2a	V _{CC} +0.3°	V	
V _{IL}	Input Low Voltage	-0.30	0.8a	٧	
V _{OH}	Output High Voltage	2.40		٧	$I_{OH} = -250 \mu A$
VOL	Output Low Voltage		0.4¢	٧	I _{OL} = +2.0 mA
l <u>u</u>	Input Leakage		± 10a	μΑ	0.4 < V _{IN} < +2.4V
lo _L	Output Leakage		± 10a	μA	0.4 ≤ V _{OUT} ≤ +2.4V
loc	V _{CC} Supply Current		350a	mΑ	301

 V_{CC} = 5V \pm 5% unless otherwise specified, over specified temperature range.

CAPACITANCE

Symbol	Parameter	Min	Max	Unit
C _{IN}	Input Capacitance		10°	pf
Cout	Output Capacitance		15°	pf
CI/O	Bidirectional Capacitance		20°	pf

f = 1 MHz, over specified temperature range.

Unmeasured pins returned to ground.

Parameter Test Status:


- a Tested
- **b** Guaranteed
- Guaranteed by Characterization/Design

6085-006, 001

03E 08328

READ AND WRITE TIMING

T-75-37-07



03E 08329

AC CHARACTERISTICS

T-75-37-07

•		,		lHz	6 MHz		
Number	Symbol	Parameter	Min	Max	Min	Max	Notes
1	TwPCI	PCLK Low Width	105b	2000b	70a	1000b	
2	TwPCh	PCLK High Width	105 ^b	2000b	70a	1000b	
3	TIPC	PCLK Fall Time		20 ^b		10a	
4	TrPC	PCLK Rise Time		20 ^b		10a	
5	TcPC	PCLK Cycle Time	250a	4000b	165a	2000b	
6	TsA(WR)	Address to WR ↓ Setup Time	80a	-	80a		
7	ThA(WR)	Address to WR † Hold Time	. Ор		0 p		
8	TsA(RD)	Address to RD ↓ Setup Time	80a		80a		
9	ThA(RD)	Address to RD t Hold Time	0 p		0р		
10	TsIA(PC)	INTACK to PCLK † Setup time	0a		0a		1
11	TslAi(WR)	INTACK to WR ↓ Setup Time	200b		160b		2
12	ThIA(WR)	INTACK to WR t Hold Time	0р	,	0p		
13	TslAi(RD)	INTACK to RD ↓ Setup Time	200b		160 ^b		2
14	ThIA(RD)	INTACK to RD f Hold Time	0р		0a		1
15	ThIA(PC)	INTACK to PCLK t Hold Time	100b	100b			
16	TsCEI(WR)	CE Low to WR ↓ Setup Time	0a		Ор		
17	ThCE(WR)	CE to WR † Hold Time	0a		0a		
18	TsCEh(WR)	CE High to WR ↓ Setup Time	100 ^b		70 ^b		
19	TsCEI(RD)	CE Low to RD ↓ Setup Time	0a		0р		2
20	ThCE(RD)	CE to RD + Hold Time	0a		0a		2
21	TsCEh(RD)	CE High to RD ↓ Setup Time	100a		70b		2
22	TWRDI	RD Low Width	390a		250 ^b		2
23	TdRD(DRA)	RD I to Read Data Active Delay	0a		0p		
24	TdRDr(DR)	RD to Read Data Not Valid Delay	0a		0р		
25	TdRDf(DR)	RD I to Read Data Valid Delay		250a		180a	
26	TdRD(DRz)	RD to Read Data Float Delay		70a		45b	3

NOTES:

1. Tested in Interrupt Acknowledge Cycle only.

2. Parameter does not apply to Interrupt Acknowledge transactions.

3. Float delay is defined as the time required for a ±0.5V change in the output with a maximum DC load and minimum AC load.


† Units in nanoseconds (ns).

Parameter Test Status:

a Tested

b Guaranteed


Guaranteed by Characterization/Design




03E 08330

T-75-37-07


INTERRUPT ACKNOWLEDGE TIMING



RESET TIMING



CYCLE TIMING



03E 08331

AC CHARACTERISTICS

T-75-37-07

-				4 MHz		lHz	
Number	Symbol	Parameter	Min	Max	Min	Max	Notes
27	TdA(DR)	Address Required Valid to Read Data Valid					
		Delay		590a		420a	
28	TWWRI	WR Low Width	390p		250b		
29	TsDW(WR)	Write Data to WR ↓ Setup Time	Op		0 p		
30	ThDW(WR) *	Write Data to WR † Hold Time	0a		0a		
31	TdWR(W)	WR I to Wait Valid Delay		240b		200b	5
32	TdRD(W)	RD to Wait Valid Delay		240 ^b		200b	5
33	TdWRf(REQ)	WR I to W/REQ Not Valid Delay		240b	•	200b	
34	TdRDf(REQ)	RD I to W/REQ Not Valid Delay		240b		200b	
35	TdWRr(REQ)	WR t to DTR/REQ Not Valid Delay		5TcPC	•	5TcPC	
				+300b		+250b	
36	TdRDr(REQ)	RD to DTR/REQ Not Valid Delay		5TcPC		5TcPC	•
	` ,	· .		+300b		+250b	
37	TdPC(INT)	PCLK to INT Valid Delay		500b		500b	5
38	TdiAi(RD)	INTACK to RD ↓ (Acknowledge) Delay	250b		250b		6
39	TWRDA	RD (Acknowledge) Width	285 ^b		250b		
40	TdRDA(DR)	RD ↓ (Acknowledge) to Read Data Valid Delay		190 ^b		180a	
41	TslEI(RDA)	IEI to RD ↓ (Acknowledge) Setup Time	120b		100b		
42	ThIEI(RDA)	IEI to RD † (Acknowledge) Hold Time	0р		0 p		
43	TdIEI(IEO)	IEI to IEO Delay Time		120 ^b		100b	
44	TdPC(IEO)	PCLK † to IEO Delay		250b		250a	
45	TdRDA(INT)	RD to INT Inactive Delay		500b		500b	5
46	TdRD(WRQ)	RD to WR I Delay for No Reset	30p		15b		
47	TdWRQ(RD)	WR to RD I Delay for No Reset	30p		30p		
48	TWRES	WR and RD Coincident Low for Reset	250a		250a		
49	Tro	Valid Access Recovery Time	6TcPC		6TcPC		
			+200b		+130b		4


Parameter Test Status:

NOTES:
4. Parameter applies only between transactions involving the SCC.
5. Open-drain output, measured with open-drain test load.
6. Parameter is system dependent. For any SCC in the dalsy chain, TdIAi(RD) must be greater than the sum of TdPC(IEO) for the highest priority device in the daisy chain, TsIEI(RDA) for the SCC, and TdIEIf(IEO) for each device separating them in the daisy chain.
† Units in nanoseconds (ns).

a Tested

b Guaranteed

C Guaranteed by Characterization/Design



TRUC

SYNC INPUT

CTS, DCD, RI

03E 08333

AC CHARACTERISTICS

General Timing

T-75-37-07

				lHz	6 N	lHz	
Number	Symbol	Parameter	Min	Max	Min	Max	Notes
1	TdPC(REQ)	PCLK I to W/REQ Valid Delay		250b	-	250b	
2	TdPC(W)	PCLK		350b	-	350b	
3	TsRXC(PC)	RxC † to PCLK † Setup time (PCLK ÷ 4 case only)	80a	TwPClb	70a	TwPCIb	1,4
4	TsRXD(RXCr)	RxD to RxC f Setup Time (X1 Mode)	Oρ		0р		1
5	ThRXD(RXCr)	RxD to RxC † Hold Time (X1 Mode)	150 ^b		150a		1
6	TsRXD(RXCf)	RxD to RxC ↓ Setup Time (X1 Mode)	0р		0р		1,5
7	ThRXD(RXCf)	RXD to RXC I Hold Time (X1 Mode)	150 ^b		150a		1,5
8	TsSY(RXC)	SYNC to RxC † Setup Time	-200b		200b		1
9	ThSY(RXC)	SYNC to RxC t Hold Time	3TcPC +200b		3TcPC + 200b		1
10	TsTXC(PC)	TxC I to PCLK † Setup Time	0a		Oa.		2,4
11	TdTXCf(TXD)	TxC i to TxD Delay (X1 Mode)		300a		230a	2
12	TdTXCr(TXD)	TxC f to TxD Delay (X1 Mode)		300a		230a	2,5
13	TdTXD(TRX)	TxD to TRxC Delay (Send Clock Echo)		200b		200b	
14	TwRTXh	RTxC High Width	180 ^b		180 ^b		6
15	TWRTXI	RTxC Low Width	180b		180 ^b		6
16	TcRTX	RTxC Cycle Time	400b		400b :		6
17	ToRTXX	Crystal Oscillator Period	250b	1000b	250b	1000b	3
18	TwTRXh	TRxC High Width	180 ^b		180 ^b		6
19	TWTRXI	TRxC Low Width	180 ^b		180b		6
20	TcTRX	TRXC Cycle Time	400 ^b		400b		6
21	TWEXT	DCD or CTS Pulse Width	200b		200b		
22	Twsy	SYNC Pulse Width	200b		200b		

Parameter Test Status:

NOTES:

1. RXC is RXC or TRXC, whichever is supplying the receive clock.

2. TXC is TRXC or RXC, whichever is supplying the transmit clock.

3. Both RXC and SYNC have 30 pf capacitors to ground connected to them.

^{4.} Parameter applies only if the data rate is one-fourth the PCLK rate. In all other cases, no phase relationship between RxC and PCLK or TxC and PCLK is required.

^{5.} Parameter applies only to FM encoding/decoding.
6. Parameter applies only for transmitter and receiver; DPLL and baud rate generator timing requirements are identical to chip PCLK requirements.

[†] Units in nanoseconds (ns).

a Tested


b Guaranteed

[©] Guaranteed by Characterization/Design

03E 08334

SYSTEM TIMING

T-75-37-07



ZILOG INC 03 DE 9984043 0008335 1

03E 08335

AC CHARACTERISTICS

9984043 ZILOG INC

System Timing

T-75-37-07

				4 MHz		6 MHz	
Number	Symbol	Parameter	Min	Max	Min	Max	Notes†
1	TdRXC(REQ)	RxC † to W/REQ Valid Delay	8b	12 ^b	8p	12 ^b	2
2	TdRXC(W)	RxC t to Wait Inactive Delay	Вþ	12 ^b	Вp	12 ^b	1,2
3	TdRXC(SY)	RxC t to SYNC Valid Delay	4 b	7b	4 b	7 b	2
4	TdRXC(INT)	RxC t to INT Valid Delay	10 ^b	16 ^b	10 ^b	16 ^b	1,2
5	TdTXC(REQ)	TxC I to W/REQ Valid Delay	5b	gb	5b	gb	3
6	TdTXC(W)	TxC to Wait Inactive Delay	5b	gb	5b	gb	1,3
7	TdTXC(DRQ)	TxC	4b	7b	4b	7b	3
8	TdTXC(INT)	TxC ↓ to TNT Valid Delay	6b	10 ^b	6 b	10b	1,3
9	TdSY(INT)	SYNC Transition to INT Valid Delay	2b	6b	2b	6 b	1
10	TdEXT(INT)	DCD or CTS Transition to INT Valid Delay	2b	6b	2b	6 b	1

NOTES:

Parameter Test Status:

a Tested

^{1.} Open-drain output, measured with open-drain test load.
2. RXC is RTXC or TRXC, whichever is supplying the receive clock.
3. TXC is TRXC or RTXC, whichever is supplying the transmit clock.
† Units equal to TCPC.

b Guaranteed

Guaranteed by Characterization/Design

PIN DESCRIPTION

The following section describes the pin functions of the SCC. Figures 4 and 5 detail the pin functions and assignments.

A/B, Channel A/Channel B Select (input). This signal selects the channel in which the read or write operation occurs.

CE. Chip Enable (input, active Low). This signal selects the SCC for a read or write operation.

CTSA, CTSB. Clear to Send (inputs, active Low). If these pins are programmed as Auto Enables, a Low on the inputs enables the respective transmitters. If not programmed as Auto Enables, they may be used as general-purpose inputs. Both inputs are Schmitt-trigger buffered to accommodate slow rise-time inputs. The SCC detects pulses on these inputs and can interrupt the CPU on both logic level transitions.

D/C. Data/Control Select (input). This signal defines the type of information transferred to or from the SCC. A High means data is transferred; a Low indicates a command.

DCDA, DCDB. Data Carrier Detect (inputs, active Low). These pins function as receiver enables if they are programmed for Auto Enables; otherwise they may be used as general-purpose input pins. Both pins are Schmitt-trigger buffered to accommodate slow rise-time signals. The SCC detects pulses on these pins and can interrupt the CPU on both logic level transitions.

D₀-D₇. Data Bus (bidirectional, 3-state). These lines carry data and commands to and from the SCC.

DTR/REQA, DTR/REQB. Data Terminal Ready/Request (outputs, active Low). These outputs follow the state programmed into the DTR bit. They can also be used as general-purpose outputs or as Request lines for a DMA controller.

IEI. Interrupt Enable In (input, active High). IEI is used with IEO to form an interrupt daisy chain when there is more than one interrupt-driven device. A High IEI indicates that no other higher priority device has an interrupt under service or is requesting an interrupt.

IEO. Interrupt Enable Out (output, active High). IEO is High only if IEI is High and the CPU is not servicing an SCC interrupt or the SCC is not requesting an interrupt (Interrupt Acknowledge cycle only). IEO is connected to the next lower priority device's IEI input and thus inhibits interrupts from lower priority devices.

INT. Interrupt Request (output, open-drain, active Low). This signal is activated when the SCC requests an interrupt.

INTACK. Interrupt Acknowledge (input, active Low). This signal indicates an active Interrupt Acknowledge cycle. During this cycle, the SCC interrupt daisy chain settles. When RD becomes active, the SCC places an interrupt vector on the data bus (if IEI is High). INTACK is latched by the rising edge of PCLK.

T-75-37-07

PCLK. Clock (input). This is the master SCC clock used to synchronize internal signals. PCLK is a TTL level signal.

RD. Read (input, active Low). This signal indicates a read operation and when the SCC is selected, enables the SCC's bus drivers. During the Interrupt Acknowledge cycle, this signal gates the interrupt vector onto the bus if the SCC is the highest priority device requesting an interrupt.

RxDA, RxDB. Receive Data (inputs, active High). These input signals receive serial data at standard TTL levels.

RTIXCA, RTIXCB. Receive/Transmit Clocks (inputs, active Low). These pins can be programmed in several different modes of operation. In each channel, RTIXC may supply the receive clock, the transmit clock, the clock for the baud rate generator, or the clock for the Digital Phase-Locked Loop. These pins can also be programmed for use with the respective SYNC pins as a crystal oscillator. The receive clock may be 1, 16, 32, or 64 times the data rate in Asynchronous modes.

RTSA, RTSB. Request To Send (outputs, active Low). When the Request To Send (RTS) bit in Write Register 5 is set, the RTS signal goes Low. When the RTS bit is reset in the Asynchronous mode and Auto Enable is on, the signal goes High after the transmitter is empty. In Synchronous mode or in Asynchronous mode with Auto Enable off, the RTS pin strictly follows the state of the RTS bit. Both pins can be used as general-purpose outputs.

SYNCA, SYNCB. Synchronization (inputs or outputs, active Low). These pins can act either as inputs, outputs, or part of the crystal oscillator circuit. In the Asynchronous Receive mode (crystal oscillator option not selected), these pins are inputs similar to CTS and DCD. In this mode, transitions on these lines affect the state of the Synchronous/Hunt status bits in Read Register 0 but have no other function.

In External Synchronization mode with the crystal oscillator not selected, these lines also act as inputs. In this mode, SYNC must be driven Low two receive clock cycles after the last bit in the synchronous character is received. Character assembly begins on the rising edge of the receive clock immediately preceding the activation of SYNC.

In the Internal Synchronization mode (Monosync and Bisync) with the crystal oscillator not selected, these pins act as outputs and are active only during the part of the receive clock cycle in which synchronous characters are recognized. The synchronous condition is not latched, so these outputs are active each time a synchronization pattern is recognized (regardless of character boundaries). In SDLC mode, these pins act as outputs and are valid on receipt of a flag.

T-75-37-07

03E 08337

D

TxDB. Transmit Data (outputs, active High). These output signals transmit serial data at standard TTL levels.

TRXCA, TRXCB. Transmit/Receive Clocks (inputs or outputs, active Low). These pins can be programmed in several different modes of operation. TRXC may supply the receive clock or the transmit clock in the input mode or supply the output of the Digital Phase-Locked Loop, the crystal oscillator, the baud rate generator, or the transmit clock in the output mode.

 $\overline{\mathbf{WR}}$. Write (input, active Low). When the SCC is selected, this signal indicates a write operation. The coincidence of $\overline{\mathsf{RD}}$ and $\overline{\mathsf{WR}}$ is interpreted as a reset.

W/REQA, W/REQB. Wait/Request (outputs, open-drain when programmed for a Wait function, driven High or Low when programmed for a Request function). These dual-purpose outputs may be programmed as Request lines for a DMA controller or as Wait lines to synchronize the CPU to the SCC data rate. The reset state is Wait.

PACKAGE PINOUTS




Figure 4. Pin Functions

Figure 5. 40-pin Dual-in-Line Package (DIP), Pin Assignments




Figure 6. 44-pin Chip Carrier, Pin Assignments


03E 08338 [

MIL-STD-883 MILITARY PROCESSED PRODUCT

T-75-37-07

- Mil-Std-883 establishes uniform methods and procedures for testing microelectronic devices to insure the electrical, mechanical, and environmental integrity and reliability that is required for military applications.
- Mil-Std-883 Class B is the industry standard product assurance level for military ground and aircraft application.
- The total reliability of a system depends upon tests that are designed to stress specific quality and reliability concerns that affect microelectronic products.
- The following tables detail the 100% screening and electrical tests, sample electrical tests, and Qualification/Quality Conformance testing required.

Zilog Military Product Flow



03E 08339

T-75-37-07

D

Table I MIL-STD-883 Class B Screening Requirements Method 5004

Test		Mil-Std-883 Method	Test Condition	Requiremen
Internal Visual		2010	Condition B	100%
Stabilization Ba	ike	1008	Condition C	100%
Temperature C	ycle	1010	Condition C	100%
Constant Accel	eration (Centrifuge)	2001	Condition E or D ^(Note 1) , Y ₁ Axis Only	100%
Initial Electrical	Tests		Zilog Military Electrical Specification Static/DC T _C = +25°C	100%
Burn-In		1015	Condition D ^(Note 2) , 160 hours, $T_A = +125$ °C	100%
Interim Electric	al Tests		Zilog Military Electrical Specification Static/DC T _C = +25°C	100%
PDA Calculatio	n		PDA = 5%	100%
Final Electrical	Tests		Zilog Military Electrical Specification Static/DC T _C = +125°C, -55°C Functional, Switching/AC T _C = +25°C	100%
Fine Leak	-	1014	Condition A ₂	100%
Gross Leak		1014	Condition C	100%
Quality Conform	mance Inspection (QCI)			
Group A	Each Inspection Lot	5005	(See Table II)	Sample
Group B	Every Week	5005	(See Table III)	Sample
Group C	Periodically (Note 3)	5005	(See Table IV)	Sample
Group D	Periodically (Note 3)	5005	(See Table V)	Sample
External Visual		2009		100%
QA—Ship				100%

NOTES:

- 1. Applies to larger packages which have an inner seal or cavity perimeter of two inches or more in total length or have a package
- mass of >5 grams.

 2. In process of fully implementing of Condition D Burn-in Circuits. Contact factory for copy of specific burn-in circuit available.

 3. Performed periodically as required by Mil-Std-883, paragraph 1.2.1 b(17).

03E 08340 D

Table II Group A Sample Electrical Tests MIL-STD-883 Method 5005

T-75-37-07

Subgroup	Tests	Temperature (T _C)	LTPD Max Accept = 2
Subgroup 1	Static/DC	+25°C	2
Subgroup 2	Static/DC	+ 125°C	3
Subgroup 3	Static/DC	-55°C	5
Subgroup 7	Functional	+25°C	2
Subgroup 8	Functional	-55°C and +125°C	5
Subgroup 9	Switching/AC	+25°C	2
Subgroup 10	Switching/AC	+ 125°C	3
Subgroup 11	Switching/AC	-55°C	5

NOTES:

<sup>The specific parameters to be included for tests in each subgroup shall be as specified in the applicable detail electrical specification. Where no parameters have been identified in a particular subgroup or test within a subgroup, no Group A testing is required for that subgroup or test.
A single sample may be used for all subgroup testing. Where required size exceeds the lot size, 100% inspection shall be allowed.
Group A testing by subgroup or within subgroups may be performed in any sequence unless otherwise specified.</sup>

03E 08341

T-75-37-07

Table III Group B Sample Test Performed Every Week to Test Construction and Insure Integrity of Assembly Process. MIL-STD-883 Method 5005

Subgroup	Mii-Std-883 Method	Test Condition	Quantity or LTPD/Max Accept
Subgroup 1 Physical Dimensions	2016		2/0
Subgroup 2 Resistance to Solvents	2015		4/0
Subgroup 3 Solderability	2003	Solder Temperature +245°C ± 5°C	15(Note 1)
Subgroup 4 Internal Visual and Mechanical	2014		. 1/0
Subgroup 5 Bond Strength	2011	С	15(Note 2)
Subgroup 6(Note 3) Internal Water Vapor Content	1018	1000 ppm. maximum at +100°C	3/0 or 5/1
Subgroup 7 ^(Note 4) Seal 7a) Fine Leak 7b) Gross Leak	1014	7a) A ₂ 7b) C	5
Subgroup 6(Note 5) Electrostatic Discharge Sensitivity	3015	Zilog Military Electrical Specification Static/DC T _C = +25°C A = 20-2000V B = >2000V Zilog Military Electrical Specification Static/DC T _C = +25°C	15/0

NOTES:

- 1. Number of leads inspected selected from a minimum of 3 devices.

- Number of bond pulls selected from a minimum of 3 devices.
 Test applicable only if the package contains a dessicant.
 Test not required if either 100% or sample seal test is performed between final electrical tests and external visual during Class B screening.
 Test required for initial qualification and product redesign.

03E 08342

T-75-37-07

Table IV Group C Sample Test Performed Periodically to Verify Integrity of the Die. MIL-STD-883 Method 5005

Subgroup	Mil-Std-883 Method	Test Condition	Quantity or LTPD/Max Accept
Subgroup 1			
Steady State Operating Life	1005	Condition D ^(Note 1) , 1000 hours at + 125°C	5
End Point Electrical Tests		Zilog Military Electrical Specification T _C = +25°C, +125°C, -55°C	
Subgroup 2			
Temperature Cycle	1010	Condition C	
Constant Acceleration (Centrifuge)	2001	Condition E or D(Note 2), Y1 Axis Only	
Seal	1014		15
2a) Fine Leak		2a) Condition A ₂	
2b) Gross Leak		2b) Condition C	
Visual Examination	1010 or 1011		
End Point Electrical Tests		Zilog Military Electrical Specification T _C = +25°C, +125°C, -55°C	

NOTE:

In process of fully implementing Condition D Burn-In Circuits. Contact factory for copy of specific burn-in circuit available:
 Applies to larger packages which have an inner seal or cavity perimeter of two inches or more in total length or have a package mass of ≥5 grams.

03E 08343

T-75-37-07 Table V Group D Sample Test Performed Periodically to Insure Integrity of the Package. MiL-STD-883 Method 5005


Subgroup	Mil-Std-883 Method	Test Condition	Quantity or LTPD/Max Accep
Subgroup 1 Physical Dimensions	2016		15
Subgroup 2 Lead Integrity	2004	Condition B ₂ or D ^(Note 1)	15
Subgroup 3 Thermal Shock	1011	Condition B minimum, 15 cycles minimum	
Temperature Cycling	1010	Condition C, 100 cycles minimum	15
Moisture Resistance	1004		
Seal 3a) Fine Leak 3b) Gross Leak	1014	3a) Condition A ₂ 3b) Condition C	
Visual Examination	1004 or 1010		
End Point Electrical Tests		Zilog Military Electrical Specification T _C = +25°C, +125°C, -55°C	
Subgroup 4 Mechanical Shock	2002	Condition B minimum	
Vibration Variable Frequency	2007	Condition A minimum	
Constant Acceleration (Centrifuge)	2001	Condition E or D(Note 2), Y1 Axis Only	15
Seal 4a) Fine Leak 4b) Gross Leak	1014	4a) Condition A₂ 4b) Condition C	
Visual Examination	1010 or 1011	,	
End Point Electrical Tests		Zilog Military Electrical Specification T _C = +25°C, +125°C, -55°C	
Subgroup 5 Salt Atmosphere	1009	Condition A minimum	
Seal 5a) Fine Leak 5b) Gross Leak	1014	5a) Condition A ₂ 5b) Condition C	15
Visual Examination	1009		
Subgroup 6 Internal Water Vapor Content	1018	5,000 ppm. maximum water content at +100°C	3/0 or 5/1
Subgroup 7 ^(Note 3) Adhesion of Lead Finish	2025		15(Note 4)
Subgroup 8 ^(Note 5) Lid Torque	2024		5/0


- Lead Integrity Condition D for leadless chip carriers.
 Applies to larger packages which have an inner seal or cavity perimeter of two inches or more in total length or have a package mass of >5 grams.
- 3. Not applicable to leadless chip carriers.
- 4. LTPD based on number of leads.
- 5. Not applicable for solder seal packages.

03E 08344 [


PACKAGE INFORMATION

T-75-37-07






40-Pin Ceramic Dual in-line Package (DIP)



03E 08345

ZILOG ORDERING INFORMATION

T-75-37-07



AVAILABLE MILITARY PRODUCTS

Z8530 SCC, 4.0 MHz

40-pin DIP

44-pin LCC

Z8530 CM

Z8530 LM

Z8530 CMBC

Z8530 LMBC

Z8530A SCC, 6.0 MHz

40-pin DIP

44-pin LCC

Z8530A CM

Z8530A LM

Z8530A CMBC

Z8530A LMBC