

# Z080C30/Z85C30

# CMOS SCC Serial Communications Controller

**Product Specification** 

PS005802-0601



This publication is subject to replacement by a later edition. To determine whether a later edition exists, or to request copies of publications, contact:

# **ZiLOG Worldwide Headquarters**

910 E. Hamilton Avenue Campbell, CA 95008 Telephone: 408.558.8500

Fax: 408.558.8300 www.ZiLOG.com

Windows is a registered trademark of Microsoft Corporation.

#### **Document Disclaimer**

©2001 by ZiLOG, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZiLOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZiLOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. Devices sold by ZiLOG, Inc. are covered by warranty and limitation of liability provisions appearing in the ZiLOG, Inc. Terms and Conditions of Sale. ZiLOG, Inc. makes no warranty of merchantability or fitness for any purpose Except with the express written approval of ZiLOG, use of information, devices, or technology as critical components of life support systems is not authorized. No licenses are conveyed, implicitly or otherwise, by this document under any intellectual property rights.

PS005802-0601



# Z80C30/Z85C30

CMOS SCC SERIAL COMMUNICATION CONTROLLER

#### **FEATURES**

- Z85C30 Optimized for Non-Multiplexed Bus Microprocessors. Z80C30 Optimized for Multiplexed Bus Microprocessors.
- Pin Compatible to NMOS Versions
- Two Independent, 0 to 4.1 Mbit/Second, Full-Duplex Channels, Each with a Separate Crystal Oscillator, Baud Rate Generator, and Digital Phase-Locked Loop (DPLL) for Clock Recovery.
- Multi-Protocol Operation under Program Control;
   Programmable for NRZ, NRZI, or FM Data Encoding.
- Asynchronous Mode with Five to Eight Bits and One, One and One-Half, or Two Stop Bits Per Character, Programmable Clock Factor, Break Detection and Generation; Parity, Overrun, and Framing Error Detection.
- Synchronous Mode with Internal or External Character Synchronization on One or Two Synchronous Characters and CRC Generation and Checking with CRC-16 or CRC-CCITT Preset to either 1s or 0s.
- SDLC/HDLC Mode with Comprehensive Frame-Level Control, Automatic Zero Insertion and Deletion, I-Field Residue Handling, Abort Generation and Detection, CRC Generation and Checking, and SDLC Loop.
- Software Interrupt Acknowledge Feature (not with NMOS)
- Local Loopback and Auto Echo Modes
- Supports T1 Digital Trunk
- Enhanced DMA Support (not with NMOS)10 x 19-Bit Status FIFO14-Bit Byte Counter
- Speeds:

Z85C30 - 8.5, 10, 16.384 MHz Z80C30 - 8, 10 MHz Other Features for Z85C30 only:

- New programmable WR7' (write register 7 prime) to enable new features
- Improvements to support SDLC mode of synchronous communication:
  - Improve functionality to ease sending backto-back frames.
  - Automatic SDLC opening Flag transmission\*
  - Automatic Tx Underrun/EOM Latch reset in SDLC mode\*
  - Automatic /RTS deactivation\*
  - TxD pin forced "H" in SDLC NRZI mode after closing flag\*
  - Complete CRC reception\*
  - Improved response to Abort sequence in status FIFO
  - Automatic Tx CRC generator preset/reset
  - Extended read for write registers\*
  - Write data set-up timing improvement
- Improved AC timing
  - Three to 3.6 PCLK access recovery time.
  - Programmable /DTR//REQ timing\*
  - Write data to falling edge of /WR set-up time requirement is now eliminated.
  - Reduced /INT timing
- Other features include:
  - Extended read function to read back the written value to the write registers. \*
  - Latching RR0 during read
  - RR0, bit D7 and RR10, bit D6 now has reset default value.

Some of the features listed above are available by default, and some of them (features with "\*") are disabled on default to maintain compatibility with the existing SCC design, and "program to enable" through WR7".

# GENERAL DESCRIPTION


The Zilog Serial Communications Controller, Z80C30/ Z85C30 SCC, is a pin and software compatible CMOS member of the SCC family introduced by Zilog in 1981. It is a dual channel, multi-protocol data communications peripheral that easily interfaces to CPU's with either multiplexed or non-multiplexed address/data buses. The advanced CMOS process offers lower power consumption. higher performance, and superior noise immunity. The programming flexibility of the internal registers allows the SCC to be configured to satisfy a wide variety of serial communications applications. The many on-chip features such as baud rate generators, digital phase locked loops, and crystal oscillators dramatically reduce the need for external logic. Additional features including a 10 x 19-bit status FIFO and 14-bit byte counter were added to support high speed SDLC transfers using DMA controllers.

The SCC handles asynchronous formats, synchronous byte-oriented protocols such as IBM Bisync, and synchronous bit-oriented protocols such as HDLC and IBM SDLC. This versatile device supports virtually any serial data transfer application (cassette, diskette, tape drives, etc.)

The device can generate and check CRC codes in any synchronous mode and can be programmed to check data integrity in various modes. The SCC also has facilities for modem controls in both channels. In applications where these controls are not needed, the modem controls can be used for general-purpose I/O.

The daisy-chain interrupt hierarchy is also supported as is standard for Zilog peripheral components.

**2-2** PS005802-0601






Figure 1. SCC Block Diagram

# **GENERAL DESCRIPTION (Continued)**




Figure 2. Z85C30 DIP Pin Assignments

Figure 3. Z80C30 DIP Pin Assignments




Figure 4. Z85C30 PLCC Pin Assignments




Figure 5. Z80C30 PLCC Pin Assignments




Figure 6. Z85C30 Pin Functions




Figure 7. Z80C30 Pin Functions

#### PIN DESCRIPTION

The following section describes the pin functions common to the Z85C30 and the Z80C30. Figures 2 and 3 detail the respective pin functions and pin assignments.

/CTSA,/CTSB Clear To Send (inputs, active Low). If these pins are programmed for Auto Enables, a Low on the inputs enables the respective transmitters. If not programmed as Auto Enables, they may be used as general-purpose inputs. Both inputs are Schmitt-trigger buffered to accommodate slow rise-time inputs. The SCC detects pulses on these inputs and can interrupt the CPU on both logic level transitions.

/DCDA, /DCDB Data Carrier Detect (inputs, active Low). These pins function as receiver enables if they are programmed for Auto Enables; otherwise, they are used as general-purpose input pins. Both pins are Schmitt-trigger buffered to accommodate slow rise-time signals. The SCC detects pulses on these pins and can interrupt the CPU on both logic level transitions.

/DTR//REQA,/DTR//REQB Data Terminal Ready/Request (outputs, active Low). These outputs follow the state programmed into the DTR bit. They can also be used as general-purpose outputs or as Request lines for a DMA controller.

**IEI** Interrupt Enable In (input, active High). IEI is used with IEO to form an interrupt daisy-chain when there is more than one interrupt driven device. A high IEI indicates that no other higher priority device has an interrupt under service or is requesting an interrupt.

**IEO** Interrupt Enable Out (output, active High). IEO is High only if IEI is High and the CPU is not servicing the SCC interrupt or the SCC is not requesting an interrupt (Interrupt Acknowledge cycle only). IEO is connected to the next lower priority device's IEI input and thus inhibits interrupts from lower priority devices.

**/INT** Interrupt Request (output, open-drain, active Low). This signal is activated when the SCC requests an interrupt.

**/INTACK** Interrupt Acknowledge (input, active Low). This signal indicates an active Interrupt Acknowledge cycle. During this cycle, the SCC interrupt daisy chain settles. When /RD or /DS becomes active, the SCC places an interrupt vector on the data bus (if IEI is High). /INTACK is latched by the rising edge of PCLK.

**PCLK** Clock (input). This is the master SCC clock used to synchronize internal signals. PCLK is a TTL level signal. PCLK is not required to have any phase relationship with the master system clock.

**RxDA, RxDB** Receive Data (inputs, active High). These signals receive serial data at standard TTL levels.

/RTxCA,/RTxCB Receive/Transmit Clocks (inputs, active Low). These pins can be programmed in several different modes of operation. In each channel, /RTxC may supply the receive clock, the transmit clock, the clock for the baud rate generator, or the clock for the Digital Phase-Locked Loop. These pins can also be programmed for use with the respective /SYNC pins as a crystal oscillator. The receive clock may be 1, 16, 32, or 64 times the data rate in Asynchronous modes.

**/RTSA, /RTSB**Request To Send (outputs, active Low). When the Request To Send (RTS) bit in Write Register 5 (Figure 11) is set, the /RTS signal goes Low. When the RTS bit is reset in the Asynchronous mode and Auto Enable is on, the signal goes High after the transmitter is empty. In Synchronous mode it strictly follows the state of the RTS bit. Both pins can be used as general-purpose outputs.

/SYNCA, /SYNCBSynchronization (inputs or outputs, active Low). These pins can act either as inputs, outputs, or part of the crystal oscillator circuit. In the Asynchronous Receive mode (crystal oscillator option not selected), these pins are inputs similar to /CTS and /DCD. In this mode, transitions on these lines affect the state of the Synchronous/Hunt status bits in Read Register 0 (Figure 10) but have no other function.

In External Synchronization mode with the crystal oscillator not selected, these lines also act as inputs. In this mode, /SYNC must be driven Low for two receive clock cycles after the last bit in the synchronous character is received. Character assembly begins on the rising edge of the receive clock immediately preceding the activation of / SYNC.

In the Internal Synchronization mode (Monosync and Bisync) with the crystal oscillator not selected, these pins act as outputs and are active only during the part of the receive clock cycle in which synchronous characters are recognized. This synchronous condition is not latched, so these outputs are active each time a synchronization pattern is recognized (regardless of character boundaries). In SDLC mode, these pins act as outputs and are valid on receipt of a flag.

**TxDA, TxDB** *Transmit Data* (outputs, active High). These output signals transmit serial data at standard TTL levels.

/TRxCA,/TRxCB Transmit/Receive Clocks (inputs or outputs, active Low). These pins can be programmed in several different modes of operation. TRxC may supply the receive clock or the transmit clock in the input mode or supply the output of the Digital Phase-Locked Loop, the crystal oscillator, the baud rate generator, or the transmit clock in the output mode.

**/W//REQA, /W//REQB** Wait/Request (outputs, open-drain when programmed for a Wait function, driven High or Low when programmed for a Request function). These dual-purpose outputs may be programmed as Request lines for a DMA controller or as Wait lines to synchronize the CPU to the SCC data rate. The reset state is Wait.

#### Z85C30

**A/B** Channel A/Channel B (input). This signal selects the channel in which the read or write operation occurs.

**ICE** Chip Enable (input, active Low). This signal selects the SCC for a read or write operation.

**D7-D0** Data Bus (bidirectional, tri-state) These lines carry data and command to and from the SCC.

**DI/IC** Data/Control Select (input). This signal defines the type of information transferred to or from the SCC. A High means data is transferred; a Low indicates a command.

/RD Read (input, active Low). This signal indicates a read operation and when the SCC is selected, enables the

SCC's bus drivers. During the Interrupt Acknowledge cycle, this signal gates the interrupt vector onto the bus if the SCC is the highest priority device requesting an interrupt.

**WR** Write (input, active Low). When the SCC is selected, this signal indicates a write operation. The coincidence of IRD and IMR is interpreted as a reset.

### Z80C30

**AD7-AD0** Address/Data Bus (bidirectional, active High, Tri-state) These multiplexed lines carry register addresses to the SCC as well as data or control information.

/AS Address Strobe (input, active Low). Addresses on AD7-AD0 are latched by the rising edge of this signal.

/CS0 Chip Select 0 (input, active Low). This signal is latched concurrently with the addresses on AD7-AD0 and must be active for the intended bus transaction to occur.

**CS1** Chip Select 1 (input, active High). This second select signal must also be active before the intended bus transaction can occur. CS1 must remain active throughout the transaction.

**/DS** Data strobe (input, active Low). This signal provides timing for the transfer of data into and out of the SCC. If /AS and /DS coincide, this is interpreted as a reset.

**R/W** Read/Write (input). This signal specifies whether the operation to be performed is a read or a write.

# **FUNCTIONAL DESCRIPTION**

The architecture of the SCC is described from two points of view: as a datacommunications device which transmits and receives data in a wide variety of protocols; as a microprocessor peripheral in which the SCC offers valuable features such as vectored interrupts and DMA support.

The SCC's peripheral and datacommunication are described in the following sections. A block diagram is shown in Figure 1. The details of the communications between the receive and transmit logic to the system bus is shown in Figures 8 and 9. The features and data path for each of the SCC's A and B channels is identical. See the SCC Technical Manual for full details on using the SCC.

PS005802-0601 2-7

# **FUNCTIONAL DESCRIPTION (Continued)**




Figure 8. SCC Transmit Data Path




Figure 9. SCC Receive Data Path

2-8

# I/O Interface Capabilities

System communication to and from the SCC is done through the SCC's register set. There are sixteen write registers and eight read registers. Table 1 lists all of the SCC's registers and a brief description of their functions. Throughout this document, the write and read registers are referenced with the following notation: "WR" for Write Register and "RR" for Read Register. For example:

WR4A Write Register 4 for channel A

RR3 Read Register 3 for either/both channels

**Table 1. SCC Read and Write Registers** 

	Table 1. SCC Read and Write Registers
	Read Register Functions
RR0 RR1	Transmit/Receive buffer status and External status Special Receive Condition status
RR2	Modified interrupt vector (Channel B only)
11112	Unmodified interrupt vector (Channel A only)
RR3	Interrupt Pending bits (Channel A only)
RR8	Receive Buffer
RR10	Miscellaneous status
RR12	Lower byte of baud rate generator time constant
RR13	Upper byte of baud rate generator time constant
RR15	External/Status interrupt information
	Walte Decision Functions
	Write Register Functions
WR0	CRC initialize, initialization commands for the various modes, Register Pointers.
WR1	Transmit/Receive interrupt and data transfer mode definition
WR2	Interrupt vector (accessed through either channel)
WR3	Receive parameters and control
WR4	Transmit/Receive miscellaneous parameters and modes
WR5	Transmit parameters and controls
WR6	Sync characters or SDLC address field
WR7	Sync character or SDLC flag
*WR7'	Extended Feature and FIFO Control (WR7 Prime)
WR8	Transmit buffer
WR9	Master interrupt control and reset (accessed through
	either channel)
WR10	Miscellaneous transmitter/receiver control bits
WR11	Clock mode control
WR12	Lower byte of baud rate generator time constant
WR13	Upper byte of baud rate generator time constant
WR14	Miscellaneous control bits
WR15	External/Status interrupt control

<sup>\* 85</sup>C30 Only

There are three choices to move data into and out of the SCC: Polling, interrupt (vectored and non-vectored), and Block Transfer. The Block Transfer mode can be implemented under CPU or DMA control.

#### **Polling**

When polling, all interrupts are disabled. Three status registers in the SCC are automatically updated whenever any function is performed. For example, End-Of-Frame in SDLC mode sets a bit in one of these status registers. The purpose of polling is for the CPU to periodically read a status register until the register contents indicate the need for data to be transferred. Only one register needs to be read; depending on its contents, the CPU either writes data, reads data, or continues. Two bits in the register indicate the need for data transfer. An alternative is a poll of the Interrupt Pending register to determine the source of an interrupt. The status for both channels resides in one register.

# interrupts

The SCC's interrupt structure supports vectored and nested interrupts. Nested interrupts are supported with the interrupt acknowledge feature (/INTACK pin) of the SCC. This allows the CPU to recognize the occurrence of an interrupt, and re-enable higher priority interrupts. Because an INTACK cycle will release the /INT pin from the active state, a higher priority SCC interrupt or another higher priority device can interrupt the CPU. When an SCC responds to an Interrupt Acknowledge signal (INTACK) from the CPU, an interrupt vector can be placed on the data bus. This vector is written in WR2 and may be read in RR2. To speed interrupt response time, the SCC can modify three bits in this vector to indicate status. If the vector is read in Channel A, status is never included; if it is read in Channel B, status is always included.

Each of the six sources of interrupts in the SCC (Transmit, Receive, and External/Status interrupts in both channels) has three bits associated with the interrupt source: Interrupt Pending (IP), Interrupt Under Service (IUS), and Interrupt Enable (IE). Operation of the IE bit is straightforward. If the IE bit is set for a given interrupt source, then that source can request interrupts. The exception is when the MIE (Master Interrupt Enable) bit in WR9 is reset and no interrupts can be requested. The IE bits are write only.

The other two bits are related to the interrupt priority chain (Figure 10). As a microprocessor peripheral, the SCC may request an interrupt only when no higher priority device is requesting one, e.g., when IEI is High. If the device in question requests an interrupt, it pulls down /INT. The CPU then responds with /INTACK, and the interrupting device places the vector on the data bus.

PS005802-0601 2-9

# **FUNCTIONAL DESCRIPTION** (Continued)




Figure 10. SCC Interrupt Priority Schedule

The SCC can also execute an interrupt acknowledge cycle through software. In some CPU environments it is difficult to create the /INTACK signal with the necessary timing to acknowledge interrupts and allow the nesting of interrupts. In these cases, the /INTACK signal can be created with a software command to the SCC.

In the SCC, the Interrupt Pending (IP) bit signals a need for interrupt servicing. When an IP bit is 1 and the IEI input is High, the /INT output is pulled Low, requesting an interrupt. In the SCC, if the IE bit isn't set by enabling interrupts, then the IP for that source is never set. The IP bits are readable in RR3A.

The IUS bits signal that an interrupt request is being serviced. If an IUS is set, all interrupt sources of lower priority in the SCC and external to the SCC are prevented from requesting interrupts. The internal interrupt sources are inhibited by the state of the internal daisy chain, while lower priority devices are inhibited by the IEO output of the SCC being pulled Low and propagated to subsequent peripherals. An IUS bit is set during an Interrupt Acknowledge cycle if there are no higher priority devices requesting interrupts.

There are three types of interrupts: Transmit, Receive, and External/Status. Each interrupt type is enabled under program control with Channel A having higher priority than Channel B, and with Receiver, Transmit, and External/Status interrupts prioritized in that order within each channel.

When enabled, the receiver can interrupt the CPU in one of three ways:

- 1. Interrupt on First Receive Character or Special Receive Condition.
- 2. Interrupt on All Receive Characters or Special Receive Conditions.
- 3. Interrupt on Special Receive Conditions Only.

Interrupt on First Character or Special Condition and Interrupt on Special Condition Only are typically used with the Block Transfer mode. A special Receive Condition is one of the following: receiver overrun, framing error in Asynchronous mode, end-of-frame in SDLC mode and, optionally, a parity error. The Special Receive Condition interrupt is different from an ordinary receive character available interrupt only by the status placed in the vector during the Interrupt Acknowledge cycle. In Interrupt on First Receive Character, an interrupt occurs from Special Receive Conditions any time after the first receive character interrupt.

The main function of the External/Status interrupt is to monitor the signal transitions of the /CTS, /DCD, and / SYNC pins, however, an External/Status interrupt is also caused by a Transmit Underrun condition; a zero count in the baud rate generator; by the detection of a Break (Asynchronous mode), Abort (SDLC mode) or EOP (SDLC Loop mode) sequence in the data stream. The interrupt caused by the Abort or EOP has a special feature allowing the SCC to interrupt when the Abort or EOP sequence is detected or terminated. This feature facilitates the proper termination of the current message, correct initialization of the next message, and the accurate timing of the Abort condition in external logic in SDLC mode. In SDLC Loop mode, this feature allows secondary stations to recognize the primary station wishes to regain control of the loop during a poll sequence.

# Software Interrupt Acknowledge

On the CMOS version of the SCC, the SCC interrupt acknowledge cycle can be initiated through software. If Write Register 9 (WR9) bit D5 is set, Read Register 2 (RR2) results in an interrupt acknowledge cycle to be executed internally. Like a hardware INTACK cycle, a software acknowledge causes the /INT pin to return high, the IEO pin to go low and set the IUS latch for the highest priority interrupt pending.

Similar to when the hardware INTACK signal can be used, a software acknowledge cycle requires that a Reset Highest IUS command be issued in the interrupt service routine. Whenever an interrupt acknowledge cycle is used, hardware or software, a reset highest IUS command is required. If RR2 is read from channel A, the unmodified vector is returned. If RR2 is read from channel B, then the vector is modified to indicate the source of the interrupt. The Vector Includes Status (VIS) and No Vector (NV) bits in WR9 are ignored when bit D5 is set to 1.

When the INTACK and IEI pins are not being used, they should be pulled up to  $V_{\rm cc}$  through a resistor (10 kohm typical).

CPU/DMA Block Transfer. The SCC provides a Block Transfer mode to accommodate CPU block transfer functions and DMA controllers. The Block Transfer mode used the /WAIT//REQUEST output in conjunction with the Wait/ Request bits in WR1. The /WAIT//REQUEST output can be

defined under software control as a WAIT line in the CPU Block Transfer mode or as a REQUEST line in the DMA Block Transfer mode.

To a DMA controller, the SCC REQUEST output indicates that the SCC is ready to transfer data to or from memory. To the CPU, the WAIT line indicates that the ESCC is not ready to transfer data, thereby requesting that the CPU extend the I/O cycle. The /DTR//REQUEST line allows full-duplex operation under DMA control.

# **SCC Data Communications Capabilities**

The SCC provides two independent full-duplex programmable channels for use in any common asynchronous or synchronous data communication protocols (Figure 11). Each of the datacommunication channels has identical features and capabilities.




Figure 11. Some SCC Protocols

# **FUNCTIONAL DESCRIPTION** (Continued)

#### **Asynchronous Modes**

Send and Receive is accomplished independently on each channel with five to eight bits per character, plus optional even or odd parity. The transmitters can supply one, one-and-a-half, or two stop bits per character and can provide a break output at any time. The receiver break-detection logic interrupts the CPU both at the start and at the end of a received break. Reception is protected from spikes by a transient spike-rejection mechanism that checks the signal one-half a bit time after a Low level is detected on the receive data input (RxDA or RxDB pins). If the Low does not persist (e.g., a transient), the character assembly process does not start.

Framing errors and overrun errors are detected and buffered together with the partial character on which they occur. Vectored interrupts allow fast servicing or error conditions using dedicated routines. Furthermore, a builtin checking process avoids the interpretation of a framing error as a new start bit: a framing error results in the addition of one-half a bit time to the point at which the search for the next start bit begins. The SCC does not require symmetric transmit and receive clock signals - a feature allowing use of the wide variety of clock sources. The transmitter and receiver handle data at a rate supplied to the receive and transmit clock inputs. In Asynchronous modes, the SYNC pin may be programmed as an input used for functions such as monitoring a ring indicator.

#### **Synchronous Modes**

The SCC supports both byte-oriented and bit-oriented synchronous communication. Synchronous byte-oriented protocols are handled in several modes. They allow character synchronization with a 6-bit or 8-bit sync character (Monosync), and a 12-bit or 16-bit synchronization pattern (Bisync), or with an external sync signal. Leading sync characters are removed without interrupting the CPU.

Five or 7-bit synchronous characters are detected with 8or 16-bit patterns in the SCC by overlapping the larger pattern across multiple incoming synchronous characters as shown in Figure 12.




Figure 12. Detecting 5- or 7-Bit Synchronous Characters

CRC checking for Synchronous byte oriented modes is delayed by one character time so that the CPU may disable CRC checking on specific characters. This permits the implementation of protocols such as IBM Bisync.

Both CRC-16 (X16 + X15 + X2 +1) and CCITT (X16 + X12 + X5 +1) error checking polynomials are supported. Either polynomial may be selected in all Synchronous modes. Users may preset the CRC generator and checker to all 1's or all 0's. The SCC also provides a feature that automatically transmits CRC data when no other data is available for transmission. This allows for high speed transmissions under DMA control, with no need for CPU intervention at the end of a message. When there is no data or CRC to send in Synchronous modes, the transmitter inserts 6-,8-, or 16-bit sync characters, regardless of the programmed character length.

#### **SDLC Mode**

The SCC supports Synchronous bit-oriented protocols, such as SDLC and HDLC, by performing automatic flag sending, zero insertion, and CRC generation. A special command is used to abort a frame in transmission. At the end of a message, the SCC automatically transmits the CRC and trailing flag when the transmitter underruns. The transmitter may also be programmed to send an idle line consisting of continuous flag characters or a steady marking condition.

If a transmit underrun occurs in the middle of a message, an external/status interrupt warns the CPU of this status change so that an abort can be issued. The SCC may also be programmed to send an abort itself in case of an underrun, relieving the CPU of this task. One to eight bits per character can be sent, allowing reception of a message with no prior information about the character structure in the information field of a frame.

**2-12** PS005802-0601

The receiver automatically acquires synchronization on the leading flag of a frame in SDLC or HDLC and provides a synchronization signal on the /SYNC pin (an interrupt can also be programmed). The receiver can be programmed to search for frames addressed by a single byte (or four bits within a byte) of a user-selected address or to a global broadcast address. In this mode, frames not matching either the user-selected or broadcast address are ignored.

The number of address bytes are extended under software control. For receiving data, an interrupt on the first received character, or an interrupt on every character, or on special condition only (end-of-frame) can be selected. The receiver automatically deletes all 0's inserted by the transmitter during character assembly. CRC is also calculated and is automatically checked to validate frame transmission. At the end of transmission, the status of a received frame is available in the status registers. In SDLC mode, the SCC must be programmed to use the SDLC CRC polynomial, but the generator and checker may be preset to all 1's or all 0's. The CRC is inverted before transmission and the receiver checks against the bit pattern 0001110100001111.

NRZ, NRZI or FM coding may be used in any 1x mode. The parity options available in Asynchronous modes are available in Synchronous modes.

**SDLC Loop Mode.** The SCC supports SDLC Loop mode in addition to normal SDLC. In an SDLC Loop, there is a primary controller station that manages the message traffic flow on the loop and any number of secondary stations. In SDLC Loop mode, the SCC performs the functions of a secondary station while an SCC operating in regular SDLC mode acts as a controller (Figure 13). SDLC loop mode can be selected by setting WR10 bit D1.




Figure 13. An SDLC Loop

A secondary station in an SDLC Loop is always listening to the messages being sent around the loop and, in fact, passes these messages to the rest of the loop by retransmitting them with a one-bit-time delay. The secondary station places its own message on the loop only at specific times. The controller signals that secondary stations can transmit messages by sending a special character, called an EOP (End Of Poll), around the loop. The EOP character is the bit pattern 111111110. Because of zero insertion during messages, this bit pattern is unique and easily recognized.

When a secondary station has a message to transmit and recognizes an EOP on the line, it changes the last binary 1 of the EOP to a 0 before transmission. This has the effect of turning the EOP into a flag sequence. The secondary station now places its message on the loop and terminates the message with an EOP. Any secondary stations further down the loop with messages to transmit appends their messages to the message of the first secondary station by the same process. Any secondary stations without messages to send merely echo the incoming message and are prohibited from placing messages on the loop (except upon recognizing an EOP). In SDLC Loop mode, NRZ, NRZI, and FM coding may all be used.

The SCC's ability to receive high speed back-to-back SDLC frames is maximized by a 10- deep by 19-bit wide status FIFO. When enabled (through WR15, bit D2), it provides the DMA the ability to continue to transfer data into memory so that the CPU can examine the message later. For each SDLC frame, a 14-bit byte count and 5 status/error bits are stored. The byte count and status bits are accessed through Read Registers 6 and 7. Read Registers 6 and 7 are only accessible when the SDLC FIFO is enabled. The 10 x 19 status FIFO is separate from the 3-byte receive data FIFO.

# **Baud Rate Generator**

Each channel in the SCC contains a programmable baud rate generator. Each generator consists of two 8-bit time constant registers that form a 16-bit time constant, a 16-bit down counter, and a flip-flop on the output producing a square wave. On start-up, the flip-flop on the output is set in a High state, the value in the time constant register is loaded into the counter, and the counter starts counting down. The output of the baud rate generator toggles upon reaching 0, the value in the time constant register is loaded into the counter, and the process is repeated. The time constant may be changed at any time, but the new value does not take effect until the next load of the counter.

# **FUNCTIONAL DESCRIPTION** (Continued)

The output of the baud rate generator may be used as either the transmit clock, the receive clock, or both. It can also drive the Digital Phase-Locked Loop (see next section).

If the receive clock or transmit clock is not programmed to come from the TRxC pin, the output of the baud rate generator may be echoed out through the TRxC pin.

The following formula relates the time constant to the baud rate where PCLK or RTxC is the baud rate generator input frequency in Hertz. The clock mode is 1, 16, 32, or 64, as selected in Write Register 4, bits D6 and D7. Synchronous operation modes should select 1 and Asynchronous should select 16. 32 or 64.

### **Digital Phase-Locked Loop**

The SCC contains a Digital Phase-Locked Loop (DPLL) to recover clock information from a data stream with NRZI or FM encoding. The DPLL is driven by a clock that is nominally 32 (NRZI) or 16 (FM) times the data rate. The DPLL uses this clock, along with the data stream, to construct a clock for the data. This clock is then used as the SCC receive clock, the transmit clock, or both. When the DPLL is selected as the transmit clock source, it will provide a jitter free clock output that is the DPLL input frequency divided by the appropriate divisor for the selected encoding technique.

For NRZI encoding, the DPLL counts the 32x clock to create nominal bit times. As the 32x clock is counted, the DPLL is searching the incoming data stream for edges (either 1 to 0, or 0 to 1). Whenever an edge is detected, the

DPLL makes a count adjustment (during the next counting cycle), producing a terminal count closer to the center of the bit cell.

For FM encoding, the DPLL still counts from 0 to 31, but with a cycle corresponding to two bit times. When the DPLL is locked, the clock edges in the data stream should occur between counts 15 and 16 and between counts 31 and 0. The DPLL looks for edges only during a time centered on the 15 to 16 counting transition.

The 32x clock for the DPLL can be programmed to come from either the RTxC input or the output of the baud rate generator. The DPLL output may be programmed to be echoed out of the SCC through the TRxC pin (if this pin is not being used as an input).

#### **Data Encoding**

The SCC may be programmed to encode and decode the serial data in four different ways (Figure 14). In NRZ encoding, a 1 is represented by a High level and a 0 is represented by a Low level. In NRZI encoding, a 1 is represented by no change in level and a 0 is represented by a change in level. In FM1 (more properly, bi-phase mark), a transition occurs at the beginning of every bit cell. A 1 is represented by an additional transition at the center of the bit cell and a 0 is represented by no additional transition at the center of the bit cell. In FMO (bi-phase space), a transition occurs at the beginning of every bit cell. A 0 is represented by an additional transition at the center of the bit cell, and a 1 is represented by no additional transition at the center of the bit cell. In addition to these four methods, the SCC can be used to decode Manchester (bi-phase level) data by using the DPLL in the FM mode and programming the receiver for NRZ data. Manchester encoding always produces a transition at the center of the bit cell. If the transition is 0 to 1, the bit is a 0. If the transition is 1 to 0, the bit is a 1.




Figure 14. Data Encoding Methods

### **Auto Echo and Local Loopback**

The SCC is capable of automatically echoing everything it receives. This feature is useful mainly in Asynchronous modes, but works in Synchronous and SDLC modes as well. Auto Echo mode (TxD is RxD) is used with NRZI or FM encoding with no additional delay because the data stream is not decoded before retransmission. In Auto Echo mode, the /CTS input is ignored as a transmitter enable (although transitions on this input can still cause interrupts if programmed to do so). In this mode, the transmitter is actually bypassed and the programmer is responsible for disabling transmitter interrupts and /WAIT//REQUEST on transmit.

The SCC is also capable of local loopback. In this mode, TxD or RxD is just like Auto Echo mode. However, in Local Loopback mode the internal transmit data is tied to the internal receive data and RxD is ignored (except to be echoed out through TxD). The /CTS and /DCD inputs are also ignored as transmit and receive enables. However, transitions on these inputs can still cause interrupts. Local Loopbackworks in Asynchronous, Synchronous and SDLC modes with NRZ, NRZI or FM coding of the data stream.

#### SDLC FIFO Frame Status FIFO Enhancement

The SCC's ability to receive high speed back-to-back SDLC frames is maximized by a 10- deep by 19-bit wide status FIFO. When enabled (through WR15, bit D2), it provides the DMA the ability to continue to transfer data into memory so that the CPU can examine the message later. For each SDLC frame, a 14-bit byte count and 5 status/error bits are stored. The byte count and status bits are accessed through Read Registers 6 and 7. Read Registers 6 and 7 are only accessible when the SDLC FIFO is enabled. The 10x19 status FIFO is separate from the 3-byte receive data FIFO.

When the enhancement is enabled, the status in read register 1 (RR1) and byte count for the SDLC frame are stored in the 10 x 19 bit status FIFO. This allows the DMA controller to transfer the next frame into memory while the CPU verifies that the message was properly received.

Summarizing the operation; data is received, assembled, and loaded into the eight byte FIFO before being transferred to memory by the DMA controller. When a flag is received at the end of an SDLC frame, the frame byte count from the 14-bit counter and five status bits are loaded into the status FIFO for verification by the CPU. The CRC checker is automatically reset in preparation for the next

frame which can begin immediately. Since the byte count and status are saved for each frame, the message integrity is verified at a later time. Status information for up to 10 frames is stored before a status FIFO overrun can occur.

If a frame is terminated with an ABORT, the byte count is loaded to the status FIFO and the counter reset for the next frame.

#### **FIFO Detail**

For a better understanding of details of the FIFO operation, refer to the block diagram in Figure 15.

#### Enable/Disable

This FIFO is implemented so that it is enabled when WR15, bit D2, is set and the SCC is in the SDLC/HDLC mode. Otherwise, the status register contents bypass the FIFO and go directly to the bus interface (the FIFO pointer logic is reset either when disabled or through a channel or power-on reset). When the FIFO mode is disabled, the SCC is completely downward compatible with the NMOS Z8530. The FIFO mode is disabled on power-up (WR15 D2 is set to 0 on reset). The effects of backward compatibility on the register set are that RR4 is an image of RR0, RR5 is an image of RR1, RR6 is an image of RR2 and RR7 is an image of RR3. For the details of the added registers, refer to Figure 18. The status of the FIFO Enable signal is obtained by reading RR15, bit D2. If the FIFO is enabled, the bit will be set to 1; otherwise, it will be reset.


#### **Read Operation**

When WR15 bit D2 is set and the FIFO is not empty, the next read to status register RR1 or the additional registers RR7 and RR6, are from the FIFO. Reading status register RR1 causes one location of the FIFO to be emptied, so status is read after reading the byte count, otherwise the count is incorrect. Before the FIFO underflows, it is disabled. In this case, the multiplexer is switched to allow status to read directly from the status register and reads from RR7 and RR6 contain bits that are undefined. Bit D6 of RR7 (FIFO Data Available) is used to determine if status data is coming from the FIFO or directly from the status register, since it is set to 1 whenever the FIFO is not empty.

Since not all status bits are stored in the FIFO, the All Sent, Parity, and EOF bits bypass the FIFO. The status bits sent through the FIFO are Residue Bits (3), Overrun, and CRC Error.

PS005802-0601 **2-15** 

# Frame Status FIFO Circuitry



- All Sent bypasses MUX and equals contents of SCC Status Register.
- Parity Bits bypasses MUX and does the same.
- EOF is set to 1 whenever reading from the FIFO.

Figure 15. SDLC Frame Status FIFO

The sequence for proper operation of the byte count and FIFO logic is to read the registers in the following order: RR7, RR6, and RR1 (reading RR6 is optional). Additional logic prevents the FIFO from being emptied by multiple reads from RR1. The read from RR7 latches the FIFO empty/full status bit (D6) and steers the status multiplexer to read from the SCC megacell instead of the status FIFO (since the status FIFO is empty). The read from RR1 allows an entry to be read from the FIFO (if the FIFO was empty, logic was added to prevent a FIFO underflow condition).

### **Write Operation**

When the end of an SDLC frame (EOF) has been received and the FIFO is enabled, the contents of the status and byte-count registers are loaded into the FIFO. The EOF signal is used to increment the FIFO. If the FIFO overflows, the RR7 bit D7 (FIFO Overflow) is set to indicate the overflow. This bit and the FIFO control logic is reset by disabling and re-enabling the FIFO control bit (WR15 bit D2). For details of FIFO control timing during an SDLC frame, refer to Figure 16.




Figure 16. SDLC Byte Counting Detail

# **PROGRAMMING**

The SCC contains write registers in each channel that are programmed by the system separately to configure the functional personality of the channels.

# Z85C30

In the SCC, the data registers are directly addressed by selecting a High on the D//C pin. With all other registers (except WR0 and RR0), programming the write registers requires two write operations and reading the read registers requires both a write and a read operation. The first write is to WR0 and contains three bits that point to the selected register. The second write is the actual control word for the selected register, and if the second operation is read, the selected read register is accessed. All of the SCC registers, including the data registers, may be accessed in this fashion. The pointer bits are automatically cleared after the read or write operation so that WR0 (or RR0) is addressed again.

#### Z80C30

All SCC registers are directly addressable. How the SCC decodes the address placed on the address/data bus at the beginning of a Read or Write cycle is controlled by a command issued in WROB. In the Shift Right mode the

channel select A/B is taken from AD0 and the state of AD5 is ignored. In the Shift Left mode the channel select A/B is taken from AD5 and the state of AD0 is ignored. AD7 and AD6 are always ignored as address bits and the register address itself occupies AD4-AD1.

#### Z85C30/Z80C30 Setup

**Initialization.** The system program first issues a series of commands to initialize the basic mode of operation. This is followed by other commands to qualify conditions within the selected mode. For example, in the Asynchronous mode, character length, clock rate, number of stop bits, and even or odd parity should be set first. Then the interrupt mode is set, and finally, the receiver and transmitter are enabled.

Write Registers. The SCC contains 15 write registers for the 80C30, while there are 16 for the 85C30 (one more additional write register if counting the transmit buffer) in each channel. These write registers are programmed separately to configure the functional "personality" of the channels. There are two registers (WR2 and WR9) shared by the two channels that are accessed through either of them. WR2 contains the interrupt vector for both channels, while WR9 contains the interrupt control bits and reset commands. Figure 17 shows the format of each write register.

PS005802-0601

# **PROGRAMMING** (Continued)




Figure 17. Write Register Bit Functions

\* B Channel Only






Figure 17. Write Register Bit Functions (Continued)

2-20








Figure 17. Write Register Bit Functions (Continued)

PS005802-0601




Figure 17. Write Register Bit Functions (Continued)

# **PROGRAMMING** (Continued)

**Read Registers.** The SCC contains ten read registers (eleven, counting the receive buffer (RR8) in each channel). Four of these may be read to obtain status information (RR0, RR1, RR10, and RR15). Two registers (RR12 and RR13) are read to learn the baud rate generator time constant. RR2 contains either the unmodified interrupt

vector (Channel A) or the vector modified by status information (Channel B). RR3 contains the Interrupt Pending (IP) bits (Channel A only -, Figure 18). RR6 and RR7 contain the information in the SDLC Frame Status FIFO, but is only read when WR15 D2 is set (Figure 15).




Figure 18. Read Register Bit Functions

**2-22** PS005802-0601




Figure 18. Read Register Bit Functions (Continued)

# Z85C30 Timing

The SCC generates internal control signals from the MR and /RD that are related to PCLK. Since PCLK has no phase relationship with MR and /RD, the circuitry generating the internal control signals provides time for metastable conditions to disappear. This gives rise to a recovery time related to PCLK. The recovery time applies only between bus transactions involving the SCC. The recovery time required for proper operation is specified from the falling edge of MR or /RD in the first transaction involving the SCC to the falling edge of MR or /RD in the second

transaction involving the SCC. This time must be at least 3 PCLKs regardless of which register or channel is being accessed.

# **Read Cycle Timing**

Figure 19 illustrates Read cycle timing. Addresses on A// B and D//C and the status on /INTACK must remain stable throughout the cycle. If /CE falls after /RD falls, or if it rises before /RD rises, the effective /RD is shortened.




Figure 19. Read Cycle Timing

PS005802-0601 **2-23** 

# **PROGRAMMING** (Continued)

# **Write Cycle Timing**

Figure 20 illustrates Write cycle timing. Addresses on A//B and D//C and the status on /INTACK must remain stable throughout the cycle. If /CE falls after /WR falls, or if it rises

before MR rises, the effective MR is shortened. Data must be valid before the falling edge of MR.




Figure 20. Write Cycle Timing

# **Interrupt Acknowledge Cycle Timing**

Figure 21 illustrates Interrupt Acknowledge cycle timing. Between the time /INTACK goes Low and the falling edge of /RD, the internal and external IEI/IEO daisy chains settle. If there is an interrupt pending in the SCC and IEI is High when /RD falls, the Acknowledge cycle is intended for the SCC. In this case, the SCC may be programmed to respond to /RD Low by placing its interrupt vector on D7-

D0. It then sets the appropriate Interrupt-Under-Service latch internally. If the external daisy chain is not used, then AC parameter #38 is required to settle the interrupt priority daisy chain internal to the SCC. If the external daisy chain is used, the user should follow the equation in AC Characteristics, Note 5 of the Read/Write Timing Table for calculating the required daisy-chain settle time.




Figure 21. Interrupt Acknowledge Cycle Timing

**2-24** PS005802-0601

# **Z80C30 Timing**

The SCC generates internal control signals from /AS and /DS that are related to PCLK. Since PCLK has no phase relationship with /AS and /DS, the circuitry generating these internal control signals must provide time for metastable conditions to disappear. This gives rise to a recovery time related to PCLK. The recovery time applies only between bus transactions involving the SCC. The recovery time required for proper operation is specified from the falling edge of /DS in the first transaction involving the SCC to the falling edge of /DS in the second transaction involving the SCC.

# **Read Cycle Timing**

Figure 22 illustrates Read cycle timing. The address on AD7-AD0 and the state of /CS0 and /INTACK are latched by the rising edge of /AS. R/W must be High to indicate a Read cycle. CS1 must also be High for the Read cycle to occur. The data bus drivers in the SCC are then enabled while /DS is Low.




Figure 22. Read Cycle Timing

# **PROGRAMMING** (Continued)

#### **Write Cycle Timing**

Figure 23 illustrates Write cycle timing. The address on AD7-AD0 and the state of /CS0 and /INTACK are latched by the rising edge of /AS. R//W must be Low to indicate a

Write cycle. CS1 must be High for the Write cycle to occur. /DS Low strobes the data into the SCC.




Figure 23. Write Cycle Timing

# **Interrupt Acknowledge Cycle Timing**

Figure 24 illustrates Interrupt Acknowledge cycle timing. The address on AD7-AD0 and the state of /CS0 and /INTACK are latched by the rising edge of /AS. However, if /INTACK is Low, the address and /CS0 are ignored. The state of the R//W and CS1 are also ignored for the duration of the Interrupt Acknowledge cycle. Between the rising edge of /AS and the falling edge of /DS, the internal and

external IEI/IEO daisy chains settle. If there is an interrupt pending in the SCC, and IEI is High when /DS falls, the Acknowledge cycle was intended for the SCC. In this case, the SCC is programmed to respond to RD Low by placing its interrupt vector on D7-D0 and then internally set the appropriate Interrupt-Under-Service latch.




Figure 24. Interrupt Acknowledge Cycle Timing

# **ABSOLUTE MAXIMUM RATINGS**

V <sub>cc</sub> Supply Voltage range	0.3V to +7.0V
Voltages on all pins	
with respect to GND	3V to V <sub>cc</sub> +0.3V
T <sub>A</sub> Operating Ambient	CC
Temperature	See Ordering Information
Storage Temperature	

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# STANDARD TEST CONDITIONS

The DC Characteristics and capacitance sections below apply for the following standard test conditions, unless otherwise noted. All voltages are referenced to GND. Positive current flows into the referenced pin.

- $+4.50 \text{ V} \le \text{V}_{\text{CC}} \le +5.50 \text{ V}$ GND = 0 V
- T<sub>A</sub> as specified in Ordering Information




Figure 25. Standard Test Load




Figure 26. Open-Drain Test Load

2-28 PS005802-0601

# **CAPACITANCE**

Symbol	Parameter	Min	Max	Unit	Test Condition
C <sub>IN</sub>	Input Capacitance		10	рF	Unmeasured Pins
C <sub>out</sub>	Output Capacitance		15	pF	Returned to Ground
C <sub>I/O</sub>	Bidirectional Capacitance		20	pF	

#### Notes:

f = 1 MHz, over specified temperature range. Unmeasured pins returned to Ground.

# **MISCELLANEOUS**

Gate Count 6800

# **DC CHARACTERISTICS**

Z80C30/Z85C30

Symbol	Parameter	Min	Тур	Max	Unit	Condition
V <sub>iH</sub>	Input High Voltage	2.2		V <sub>cc</sub> +0.3	V	
V,,	Input Low Voltage	-0.3		V <sub>cc</sub> +0.3 0.8	V	
V <sub>IH</sub> V <sub>IL</sub> V <sub>OH1</sub>	Output High Voltage	2.4			V	$I_{OH} = -1.6 \text{ mA}$
V <sub>OH2</sub> V <sub>OL</sub>	Output High Voltage	V <sub>cc</sub> -0.8			٧	l <sub>oн</sub> = -250 μA
Voi	Output Low Voltage	<b>6</b> 0		0.4	V	$l_{01}^{on} = +2.0 \text{ mA}$
l <sub>iL</sub>	Input Leakage			±10.0	μΑ	0.4 V <sub>IN</sub> + 2.4V
l <sub>oL</sub>	Output Leakage			±10.0	μА	0.4 V <sub>ουτ</sub> + 2.4V
l <sub>CC1</sub>	V <sub>cc</sub> Supply Current [2]		7	12 (10 MHz)	mΑ	$V_{cc} = 5V V_{H} = 4.8 V_{L} = 0$
001			9	15(16.384 MHz)	mA	Crystal Oscillator off
I <sub>ccosc</sub>	Crystal OSC Current [3]		4		mA	Current for each OSC in addition to I <sub>CC1</sub>

#### Notes:

PS005802-0601 2-29

Y<sub>C</sub> = 5V \*10% unless otherwise specified, over specified temperature range.
 Typical I<sub>C</sub> was measured with oscillator off.
 No I<sub>C</sub> (OSC) max is specified due to dependency on external circuit and frequency of oscillation.




Figure 27. Z85C30 Read/Write Timing Diagram

PS005802-0601 2-30




Figure 28. Z85C30 Interrupt Acknowledge Timing Diagram




Figure 29. Z85C30 Cycle Timing Diagram




Figure 30. Z85C30 Reset Timing Diagram

**AC CHARACTERISTICS** Z85C30 Read/Write Timing Table

			8.5 MHz		10 MHz		16 MHz		
No	Symbol	Parameter	Min	Max	Min	Max	Min	Max	Notes
1	TwPCI	PCLK Low Width	45	2000	40	2000	26	2000	
2	TwPCh	PCLK High Width	45	2000	40	2000	26	2000	
3	TfPC	PCLK Fall Time		10		10		5	
4	TrPC	PCLK Rise Time		10		10		5	
5	TcPC	PCLK Cycle Time	118	4000	100	4000	61	4000	
<del></del>	TsA(WR)	Address to /WR Fall Setup Time	66		50		35		
7	ThA(WR)	Address to /WR Rise Hold Time	0		0		0		
3	TsA(RD)	Address to /RD Fall Setup Time	<b>6</b> 6		<b>5</b> 0		35		
9	ThA(RD)	Address to /RD Rise Hold Time	0		0		0		
10	TsIA(PC)	/INTACK to PCLK Rise Setup Time	20		20		15		
1	TslAi(WR)	/INTACK to /WR Fall Setup Time	140		120		70		[1]
2	ThIA(WR)	/INTACK to /WR Rise Hold Time	0		0		0		
3	TslAi(RD)	/INTACK to /RD Fall Setup Time	140		120		70		[1]
4	ThIA(RD)	/INTACK to /RD Rise Hold Time	0		0		0		1.7
5	ThIA(PC)	/INTACK to PCLK Rise Hold Time	38		30		15		
6	TsCEI(WR)	/CE Low to /WR Fall Setup Time	0		0		0		
7	ThCE(WR)	/CE to /WR Rise Hold Time	0		0		0		
8	TsCEh(WR)	/CE High to /WR Fall Setup Time	58		50		30		
9	TsCEI(RD)	/CE Low to /RD Fall Setup Time	0		0		0		[1]
0	ThCE(RD)	/CE to /RD Rise Hold Time	0		0		0		[1]
1	TsCEh(RD)	/CE High to /RD Fall Setup Time	58		50		30		[1]
2	TwRDI	/RD Low Width	145		125		70		[1]
3	TdRD(DRA)	/RD Fall to Read Data Active Delay	0		0	·	0		····
4	TdRDr(DR)	/RD Rise to Data Not Valid Delay	0		0		0		
5	TdRDI(DR)	/RD Fall to Read Data Valid Delay		135		120		70	
6	TdRD(DRz)	/RD Rise to Read Data Float Delay		38		35		30	
7	TdA(DR)	Addr to Read Data Valid Delay		210		160		100	
8	TwWRI	/WR Low Width	145		125		75		
9	TdWR(DW)	/WR Fall to Write Data Valid Delay		35		35		20	
0	ThDW(WR)	Write Data to /WR Rise Hold Time	0		0		0		
1	TdWR(W)	/WR Fall to Wait Valid Delay		168		100		50	[4]
2	TdRD(W)	/RD Fall to Wait Valid Delay		168		100		50	[4]
3	TdWRf(REQ)	/WR Fall to /W//REQ Not Valid Delay		168		120		70	
4	TdRDf(REQ)	/RD Fall to /W//REQ Not Valid Delay		168		120		70	[6]

2-32

	Symbol	ol Parameter	8.5 MHz		10 MHz		16 MHz		
No			Min	Max	Min	Max	Min	Max	Notes
35a	TdWRr(REQ)	/WR Fall to /DTR//REQ Not Valid		4TcPc		4TcPc		4TcPc	
35b	TdWRr(REQ)	/WR Fall to /DTR//REQ Not Valid		168		100		70	[6]
36	TdRDr(REQ)	/RD Rise to /DTR//REQ Not Valid Delay		NA		NA		NA	• • •
37	TdPC(INT)	PCLK Fall to /INT Valid Delay		500		320		175	
38	TdIAi(RD)	/INTACK to /RD Fall (Ack) Delay	145		90		50		[5]
39	Twrda	/RD (Acknowledge) Width	145		125		75		
40	TdRDA(DR)	/RD Fall(Ack) to Read Data Valid Delay	135		120		70	· · · · · · · · · · · · · · · · · · ·	
41	TsIEI(RDA)	IEI to /RD Fall (Ack) Setup Time	95		80		50		
42	ThIEI(RDA)	IEI to /RD Rise (Ack) Hold Time	0		0		0		
43	TdIEI(IEO)	IEI to IEO Delay Time		95		- 80		45	
44	TdPC(IEO)	PCLK Rise to IEO Delay		195		175		80	
45	TdRDA(INT)	/RD Fall to /INT Inactive Delay		480		320		200	[4]
16	TdRD(WRQ)	/RD Rise to /WR Fall Delay for No Reset	15		15		10		
47	TdWRQ(RD)	/WR Rise to /RD Fall Delay for No Reset	15		15		10		
48	Twres	/WR and /RD Low for Reset	145		100		75		
49a	Trc	Valid Access Recovery Time	3.5TcPc	3.5TcPc	3.5TcPc				[3]
49b	Trci	/RD or /WR Fall to PC Fall Setup Time	0		0		0		[7]

#### Notes:

- [1] Parameter does not apply to Interrupt Acknowledge transactions.
- [3] Parameter applies only between transactions involving the Z85C30 SL1480, if WR/RD falling edge is synchronized to PCLK falling edge, then TrC=3TcPc.
- [4] Open-drain output, measured with open-drain test load.
- [5] Parameter is system dependent. For any SCC in the daisy chain, TdIAi(RD) must be greater than the sum of TdPC(IEO) for the highest priority device in the daisy chain. TsIEI(RDA) for the SCC and TdIEI(IEO) for each device separating them in the daisy chain.
- [6] Parameter applies to enhanced Request mode only (WR7' D4=1)
- [7] This specification is only applicable when Valid Access Recovery Time is less than 3.5 PCLK.




Figure 31. Z85C30 General Timing Diagram

Z85C30 General Timing Table

	-		8.5	MHz	10 M	lHz	16 N	lHz	
No	Symbol	Parameter	Min	Max	Min	Max	Min	Max	Notes
1	TdPC(REQ)	/PCLK to W/REQ Valid		250		150		80	
2	TdPC(W)	/PCLK to Wait Inactive		350		250		180	
3	TsRXC(PC)	/RxC to /PCLK Setup Time	N/A		N/A		N/A		[1,4]
4	TsRXD(RXCr)	RxD to /RxC Setup Time		0		0		0	[1]
5	ThRXD(RxCr)	RxD to /RXC Hold Time	150		125		50	<del></del>	[1]
3	TsRXD(RXCf)	RxD to /RXC Setup Time	0		0		0		[1,5]
7	ThRXD(RXCf)	RXD to /RXC Hold Time	150		125		50		[1,5]
3	TsSY(RXC)	/SYNC to /RxC Setup Time	-200		-150		-100		[1]
)	ThSY(RXC)	/SYNC to/RXC Hold Time	5TcPc		5TcPc		5TcPc		[1]
0	TsTXC(PC)	/TxC to /PCLK Setup Time	N/A		N/A		N/A		[2,8]
1	TdTXCf(TXD)	/TxC to TxD Delay		200		150		80	[2]
2	TdTxCr(TXD)	/TxC to TxD Delay		200		150		<b>8</b> 0	[2,5]
3	TdTXD(TRX)	TxD to TRxC Delay		200	***	140		80	
4a	TwRTXh	RTxC High Width	150		120		80		[6]
4b	TwRTXh(E)	/RTxC High Width	50		40		15.6		[9]
5a	TwRTXI	TRxC Low Width	150		120		80		[6]
5b	TwRTXI(E)	/RTxC Low Width	50		40		15.6		[9]
6a	TcRTX	RTxC Cycle Time	488		400		244		[6,7]
6b	TcRTX(E)	/RTxC Cycle Time	125		100	······································	31.25		[9]
7	TcRTXX	Crystal Osc. Period	125	1000	100	1000	62	1000	[3]
8	TwTRXh	/TRxC High Width	150		120		180		[6]
9	TwTRXI	/TRxC Low Width	150		120		80		[6]
0	TcTRX	/TRxC Cycle Time	488		400		244	<del></del>	[6,7]
1	Twext	/DCD or /CTS Pulse Width	200		120		70		•
2	Twsy	/SYNC Pulse Width	<b>20</b> 0		120		70		

#### Notes:

- [1] RxC is /RTxC or /TRxC, whichever is supplying the receive clock.
- [2] TxC is /TRxC or /RTxC, whichever is supplying the transmit clock.
- [3] Both /RTxC and /SYNC have 30 pF capacitors to ground connected to them.
- [4] Synchronization of RxC to PCLK is eliminated in divide by four operation.
- [5] Parameter applies only to FM encoding/decoding.
- [6] Parameter applies only for transmitter and receiver; DPLL and baud rate generator timing requirements are identical to case PCLK requirements.
- [7] The maximum receive or transmit data rate is 1/4 PCLK.

[8] External PCLK to /RTxC or /RTxC synchronization requirement eliminated for PCLK divide-by-four operation.

/TRxC and /RTxC rise and fall times are identical to PCLK. Reference timing specs TfPC and TrPC.

Tx and Rx input clock slew rates should be kept to a maximum of 30 nsec. All parameters related to input CLK edges should be referenced at the point at which the transition begins or ends, whichever is worst case.

[9] ENHANCED FEATURE - /RTxC used as input to internal DPLL only.

Z85C30 System Timing Diagram




Figure 32. Z85C30 System Timing Diagram

Z85C30 System Timing Table

No	Symbol	Parameter	8.5 Min	MHz Max	10 M Min	IHz Max		84 MHz Max	Notes*
1	TdRXC(REQ)	/RxC High to /W//REQ Valid	8	12	8	12	8	12	[2,5]
2	TdRXC(W)	/RxC High to Wait Inactive	8	14	8	14	8	14	[1,2,5]
3	TdRdXC(SY)	/RxC High to /SYNC Valid	4	7	4	7	4	7	[2,5]
4	TsRXC(INT)	/RxC High to INT Valid	10	16	10	16	10	16	[1,2,5]
5	TdTXC(REQ)	/TxC Low to /W//REQ Valid	5	8	5	8	5	8	[3,5]
6	TdTXC(W)	/TxC Low to Wait Inactive	5	11	5	11	5	11	[1,3,5]
7	TdTXC(DRQ)	/TxC Low to /DTR//REQ Valid	4	7	4	7	4	7	[3,5]
8	TdTXC(INT)	/TxC Low to /INT Valid	6	10	6	10	6	10	[1,3,5]
9a	TdSY(INT)	SYNC to INT Valid	2	6	2	6	2	6	[1,5]
9b	TdSY(INT)	SYNC to INT Valid	2	3	2	3	2	3	[1,4,5]
10	TdEXT(INT)	/DCD or /CTS to /INT Valid	2	6	2	6	2	6	[1,5]

## Notes:

PS005802-0601 **2-37** 

<sup>[1]</sup> Open-drain output, measured with open-drain test load.

<sup>[2] /</sup>RxC is /RTxC or /TRxC, whichever is supplying the receive clock.

<sup>[3] /</sup>TxC is /TRxC or /RTxC, whichever is supplying the transmit clock.

<sup>[4]</sup> Units equal to /AS.

<sup>[5]</sup> Units equal to TcPc.

2-38

**AC CHARACTERISTICS** Z85C30 Read/Write Timing Table

			8.5	8.5 MHz		10 MHz		16 MHz	
No	Symbol	Parameter	Min	Max	Min	Max	Min	Max	Notes
1	TwPCI	PCLK Low Width	45	2000	40	2000	26	2000	
2	TwPCh	PCLK High Width	45	2000	40	2000	26	2000	
3	TfPC	PCLK Fall Time		10		10		5	
4	TrPC	PCLK Rise Time		10		10		5	
5	TcPC	PCLK Cycle Time	118	4000	100	4000	61	4000	
3	TsA(WR)	Address to /WR Fall Setup Time	66	· · · · · · · · · · · · · · · · · · ·	50		35		
7	ThA(WR)	Address to /WR Rise Hold Time	0		0		0		
8	TsA(RD)	Address to /RD Fall Setup Time	<b>6</b> 6		50		35		
9	ThA(RD)	Address to /RD Rise Hold Time	0		0		0		
10	TsIA(PC)	/INTACK to PCLK Rise Setup Time	20		20		15		

PS005802-0601




Figure 33. Z80C30 Read/Write Timing Diagram




Figure 34. Z80C30 Interrupt Acknowledge Timing Diagram




Figure 35. Z80C30 Reset Timing Diagram

AC CHARACTERISTICS Z80C30 Read/Write Timing Table

			8 N	MHz	10 MHz			
No	Symbol	Parameter	Min	Max	Min	Max	Notes *	
1	TwAS	/AS Low Width	35		30			
2	TdDS(AS)	/DS Rise to /AS Fall Delay	15		10		[1]	
3	TsCSO(AS)	/CS0 to /AS Rise Setup Time	0		0		[1]	
4	ThCSO(AS)	/CS0 to /AS Rise Hold Time	30		20		[1]	
5	TsCS1(DS)	CS1 to /DS Fall Setup Time	65		50		[1]	
6	ThCS1(DS)	CS1 to /DS Rise Hold Time	30		20		[1]	
7	TsIA(AS)	/INTACK to /AS Rise Setup Time	10		10			
8	ThIA(AS)	/INTACK to /AS Rise Hold Time	150		125			
9	TsRWR(DS)	R//W (Read) to /DS Fall Setup Time	65		50		•	
10	ThRW(DS)	R//W to /DS Rise Hold Time	0		0			
11	TsRWW(DS)	R//W (Write) to /DS Fall Setup Time	0		0			
12	TdAS(DS)	/AS Rise to /DS Fall Delay	30		20			
13	TwDSI	/DS Low Width	150		125			
14	TrC	Valid Access Recovery Time	4TcPC		4TcPC		[2]	
15	TsA(AS)	Address to /AS Rise Setup Time	10		10		[1]	
16	ThA(AS)	Address to /AS Rise Hold Time	25		20		[1]	
17	TsDW(DS)	Write Data to /DS Fall Setup Time	15		10			
18	ThDW(DS)	Write Data to /DS Rise Hold Time	0		0			
19	TdDS(DA)	/DS Fall to Data Active Delay	0		0			
20	TdDSr(DR)	/DS Rise to Read Data Not Valid Delay	0		0			
21	TdDSf(DR)	/DS Fall to Read Data Valid Delay		140		120		
22	TdAS(DR)	/AS Rise to Read Data Valid Delay		250		190		
23	TdDS(DRz)	/DS Rise to Read Data Float Delay		40		35	[3]	
24	TdA(DR)	Address Required Valid to Read Data Valid Delay		260		210		
25	TdDS(W)	/DS Fall to Wait Valid Delay		170		160	[4]	
26	TdDSf(REQ)	/DS Fall to /W//REQ Not Valid Delay		170		160		
27	TdDSr(REQ)	/DS Fall to /DTR//REQ Not Valid Delay		4TcPC		4TcPC		
28	TdAS(INT)	/AS Rise to /INT Valid Delay		500		500	[4]	
29	TdAS(DSA)	/AS Rise to /DS Fall (Acknowledge) Delay	250		225		[5]	
30	TwDSA	/DS (Acknowledge) Low Width	150		125			
31	TdDSA(DR)	/DS Fall (Acknowledge) to Read Data Valid Delay		140		120		
32	TslEl(DSA)	IEI to /DS Fall (Acknowledge) Setup Time	80		80			
33	ThIEI(DSA)	IEI to /DS Rise (Acknowledge) Hold Time	0		0			
34	TdIEI(IEO)	IEI to IEO Delay		90		90		
35	TdAS(IEO)	/AS Rise to IEO Delay		200		175	[6]	
36	TdDSA(INT)	/DS Fall (Acknowledge) to /INT Inactive Delay		450		450	[4]	
37	TdDS(ASQ)	/DS Rise to /AS Fall Delay for No Reset	15		15			
38	TdASQ(DS)	/AS Rise to /DS Fall Delay for No Reset	20		15			
39	Twres	/AS and /DS Coincident Low for Reset	150		100	1000	[7]	
40	TwPCI	PCLK Low Width	50	1000	40	1000		

PS005802-0601 2-41

Z80C30 Read/Write Timing Table (Continued)

		81	10				
No	Symbol	Parameter	Min	Max	Min	Max	Notes *
41	TwPCh	PCLK High Width	50	1000	40	1000	
42	TcPC	PCLK Cycle Time	125	2000	100	2000	
43	TrPC	PCLK Rise Time		10		10	
44	TfPC	PCLK Fall Time		10		10	

#### Notes:

- [1] Parameter does not apply to interrupt Acknowledge transactions.
- [2] Parameter applies only between transactions involving the SCC.
- [3] Float delay is defined as the time required for a ±0.5V change in the output with a maximum DC load and a minimum AC load.
- [4] Open-drain output, measured with open-drain test load.
- [5] Parameter is system dependent. For any Z-SCC in the daisy chain. TdAS(DSA) must be greater than the sum of TdAS(IEO) for the highest priority device in the daisy chain. TsIEI(DSA) for the Z-SCC, and TdIEIf(IEO) for each device separating them in the daisy chain.
- [6] Parameter applies only to a Z-SCC pulling INT Low at the beginning of the Interrupt Acknowledge transaction.
- [7] Internal circuitry allows for the reset provided by the Z8 to be recognized as a reset by the Z-SCC. All timing references assume 2.0V for a logic "1" and 0.8V for a logic "0".

PS005802-0601

<sup>\*</sup> Units in nanoseconds(ns) otherwise noted.




Figure 36. Z80C30 General Timing Diagram

PS005802-0601 2-43

Z80C30 General Timing Table

				ИНZ	10 i	MHz	
No	Symbol	Parameter	Min	Max	Min	Max	Notes*
1 2	TdPC(REQ) TsPC(W)	/PCLK Low to W/REQ Valid /PCLK Low to Wait Inactive		250 350		200 300	
3	TsRXC(PC) TsRXD(RXCr)	/RxC High to /PCLK High Setup Time RxD to /RxC High Setup Time	NA 0	NA	NA 0	NA	[1,4]
5	ThRXD(RxCr)	RxD to /RxC High Hold Time	150		125		[1]
6 7	TsRXD(RXCf) ThRXD(RXCf)	RxD to /RxC Low Setup Time RxD to /RxC Low Hold Time	0 150		0 125		[1,5] [1,5]
8	TsSY(RXC)	SYNC to /RxC High Setup Time	-200		-150		[1]
9	ThSY(RXC)	SYNC to /RxC High Hold Time	5TcPc		5TcPc		[1]
10 11	TsTXC(PC)	/TxC Low to /PCLK High Setup Time	NA	400	NA	450	[2,4]
12	TdTXCf(TXD) TdTxCr(TXD)	/TxC Low to TxD Delay /TxC High to TxD Delay		190 190		150 150	[2] [2,5]
13	TdTXD(TRX)	TxD to TRxC Delay		200		140	
14 15	TwRTXh	RTxC High Width	130		120		[6]
16a	TwRTXI TcRTX	TRxC Low Width RTxC Cycle Time	130 472		120 400		[6] [6,7]
16b	TxRX (DPLL)	DPLL Cycle Time Min	59		50		[7,8]
17 18	TcRTXX TwTRXh	Crystal Osc. Period	118	1000	100	1000	[3]
19	TwTRXI	TRxC High Width TRxC Low Width	130 130		120 120		[6] [6]
20	TcTRX	TRXC Cycle Time	472		400	[6,7]	
21 22	Twext Twsy	DCD or CTS Pulse Width SYNC Pulse Width	200 200		120 120		

#### Notes:

- [1] RxC is /RTxC or /TRxC, whichever is supplying the receive clock.
- [2] TxC is /TRxC or /RTxC, whichever is supplying the transmit clock.
- [3] Both /RTxC and /SYNC have 30 pf capacitors to ground connected to them.
- [4] Synchronization of RxC to PCLK is eliminated in divide by four operation.
- [5] Parameter applies only to FM encoding/decoding.
- [6] Parameter applies only for transmitter and receiver; DPLL and baud rate generator timing requirements are identical to case PCLK requirements.
- [7] The maximum receive or transmit data rate is 1/4 PCLK.
- [8] Applies to DPLL clock source only. Maximum data rate of 1/4 PCLK still applies. DPLL clock should have a 50% duty cycle.

**2-44** PS005802-0601

<sup>\*</sup> Units in nanoseconds (ns) otherwise noted.




Figure 37. Z80C30 System Timing Diagram

Z80C30 System Timing Table

		8 MHz		10 MHz			
No	Symbol	Parameter	Min	Max	Min	Max	Notes
1	TdRXC(REQ)	/RxC High to /W//REQ Valid	8	12	8	12	[2,5]
2	TdRXC(W)	/RxC High to Wait Inactive	8	14	8	14	[1,2,5]
3	TdRdXC(SY)	/RxC High to /SYNC Valid	4	7	4	7	[2,5]
4	TdRXC(INT)	/RxC High to INT Valid	8	12	8	12	[1,2,5]
			2	3	2	3	[4,5]
5	TdTXC(REQ)	/TxC Low to /W//REQ Valid	5	8	5	8	[3,5]
6	TdTXC(W)	/TxC Low to Wait Inactive	5	11	5	11	[1,3,5]
7	TdTXC(DRQ)	/TxC Low to /DTR//REQ Valid	4	7	4	7	[3,5]
8	TdTXC(INT)	/TxC Low to /INT Valid	4	6	4	6	[1,3,5]
			2	3	2	3	[4,5]
9a	TdSY(INT)	SYNC to INT Valid	2	6	2	6	[1,5]
9b	TdSY(INT)	SYNC to INT Valid	2	3	2	3	[1,4,5]
10	TdEXT(INT)		2	3	2	3	[1,4,5]

## Notes:

PS005802-0601

<sup>[1]</sup> Open-drain output, measured with open-drain test load.


<sup>[2] /</sup>RxC is /RTxC or /TRxC, whichever is supplying the receive clock.


<sup>[3] /</sup>TxC is /TRxC or /RTxC, whichever is supplying the transmit clock.


<sup>[4]</sup> Units equal to /AS.

<sup>[5]</sup> Units equal to TcPc.

# **PACKAGE INFORMATION**








SYMBOL	MILLI	METER	IN	СН
311100	MIN	HAX	MIN	MAX
Al	0.51	0.81	.020	.032
SA_	3.25	3.43	.128	.135
В	0.38	0.53	.015	150.
B1	1.02	1.52	.040	.060
С	0:23	0.38	.009	.015
D	52.07	52.58	2.050	2.070
Ε	15.24	15.75	.600	.620
Εl	13.59	14.22	.535	.560
	2.54	TYP	.100	TYP
eA	15.49	16.51	.610	.650
L	3.18	3.81	.125	.150
- QI	1.52	1.91	.060	.075
2	1.52	2.29	.060	.090

CONTROLLING DIMENSIONS + INCH

## 40-Pin DIP Package Diagram



## NOTES:

- 1. CONTROLLING DIMENSIONS : INCH 2. LEADS ARE COPLANAR WITHIN .004 IN. 3. DIMENSION : \_MM\_\_ INCH

SYMBOL	MILLI	METER	INCH		
3 THEOL	MIN MAX		MIN	MAX	
A	4.27	4.57	.168	.180	
A1	2.67	2.92	.105	.115	
D/E	17.40	17.65	.685	.695	
DI/EI	16.51	16.66	.650	.656	
D2	15.24	16.00	.600	.630	
18	, L27	TYP	.050 TYP		

## 44-Pin PLCC Package Diagram

## ORDERING INFORMATION

## Z80C30/Z85C30

**8 MHz** Z80C3008PSC 10 MHz

16 MHz

Z80C3008VSC

Z80C3010PSC Z80C3010VSC Z85C3016PSC Z85C3016VSC

Z85C3008PSC/PEC Z85C3008VSC/VEC Z85C3010PSC/PEC Z85C3010VSC/VEC

## **Package**

P = Plastic DIP

V = Plastic Leaded Chip Carrier

D = Ceramic DIP

# **Temperature**

 $E = -40^{\circ}C \text{ to } + 100^{\circ}C$ 

 $S = 0^{\circ} \text{ to } +70^{\circ}\text{C}$ 

# **Speeds**

8 = 8 MHz

10 = 10 MHz

 $16 = 16 \, \text{MHz}$ 

## **Environmental**

C = Plastic Standard

## Example:

