

Z86C11

CMOS Z8® MICROCONTROLLER

FEATURES

- 8-Bit CMOS MCU with 4 Kbytes of ROM and 256 Bytes of RAM
- 40-Pin DIP, 44-Pin PLCC or 44-Pin QFP Package
- 4.5 to 5.5 Voltage Operating Range
- Low Power Consumption: 220 mW (max) @ 16 MHz
- Fast Instruction Pointer: 1.0 μs @ 12 MHz
- Two Standby Modes: STOP and HALT
- 32 Input/Output Lines
- Full-Duplex UART
- All Digital Inputs are TTL Levels

- Auto Latches
- RAM and ROM Protect
- Low EMI Option
- Two Programmable 8-Bit Counter/Timers each with 6-Bit Programmable Prescaler.
- Six Vectored, Priority Interrupts from Eight Different Sources
- Clock Speeds: 12 and 16 MHz
- On-Chip Oscillator that Accepts a Crystal, Ceramic Resonator, LC or External Clock Drive.

GENERAL DESCRIPTION

The Z86C11 is a member of the Z8 single-chip microcontroller family with 4 Kbytes of ROM and 256 bytes of RAM. The device is offered in a 40-pin DIP, 44-pin PLCC or a 44-pin QFP style package, with the ROMiess pin option available on the 44-pin versions only. This low-cost, low-power consumption CMOS microcontroller offer fast execution, efficient use of memory, sophisticated interrupts, input/output bit manipulation capabilities, and easy hardware/software system expansion.

With ROM/ROMless selectivity, the Z86C11 offers both external memory and preprogrammed ROM, making it well-suited for high volume applications or where code flexibility is required.

The Z86C11 architecture is characterized by Zilog's 8-bit microcontroller core. The device offers a flexible I/O scheme, an efficient register and address space structure, multiplexed capabilities between address/data, I/O, and a number of ancillary features that are useful in many industrial and advanced scientific applications. There are three basic address spaces available to support this configuration: Program Memory, Data Memory and 236 General-Purpose Registers.

For applications demanding powerful I/O capabilities, the Z86C11 provides 32 pins dedicated to input and output. These lines are grouped into four ports. Each port consists of eight-lines, and is configurable under software control to provide timing, status signals, serial or parallel I/O with or without handshake, and an address/data bus for interfacing external memory.



GENERAL DESCRIPTION (Continued)

To unburden the program from coping with the real-time tasks, such as counting/timing and serial data communication, the Z86C11 offers two on-chip counter/timers with a large number of user selectable modes, and an on-board UART (Figure 1).

Notes:

All Signals with a preceding front slash, "/", are active Low, e.g.: B//W (WORD is active Low); /B/W (BYTE is active Low, only).

Power connections follow conventional descriptions below:

Connection	Circuit	Device
Power	V	V _{DD}
Ground	GND	V _{ss}




Figure 1. Z86C11 Functional Block Diagram

PIN DESCRIPTION




Figure 2. 40-Pin DIP Pin Assignments

Table 1. 40-Pin DIP Pin Identification

Pin#	Symbol	Function	Direction					
1	V _{cc}	Power Supply	Input	11				
2	XŤĂL2	Crystal, Oscillator Clock	Output	12				
3	XTAL1	Crystal, Oscillator Clock	Input	13-20				
4	P37	Port 3, Pin 7	Output	21-28				
5	P30	Port 3, Pin 0	Input	29				
6	/RESET	Reset	Input	30				
7	R//W	Read/Write	Output	31-38				
8	/DS	Data Strobe	Output	39				
9	/AS	Address Strobe	Output	40				
10	P35	Port 3, Pin 5	Output					

Pin #	Symbol	Function	Direction		
11 12 13-20 21-28 29	GND P32 P00-P07 P10-P17 P34	Ground Port 3, Pin 2 Port 0, Pins 0 through 7 Port 1, Pins 0 through 7 Port 3, Pin 4	Input In/Output In/Output Output		
30 31-38 39 40	P33 P20-P27 P31 P36	Port 3, Pin 3 Port 2, Pins 0 through 7 Port 3, Pin 1 Port 3, Pin 6	Input In/Output Input Output		

PIN DESCRIPTION (Continued)




Figure 3. 44-Pin PLCC Pin Assignments

Table 2. 44-Pin PLCC Pin Identification

Pin #	Symbol	Function	Direction	Pin #	Symbol	Function	Direction
1	V _{cc}	Power Supply	Input	14-16	P00-P02	Port 0, Pins 0, 1, 2	In/Output
2	XTAL2	Crystal, Oscillator Clock		17	R//RL	ROM/ROMIess control	Input
3	XTAL1	Crystal, Oscillator Clock	Input	18-22	P03-P07	Port 0, Pins 3, 4, 5, 6, 7	In/Output
4	P37	Port 3, Pin 7	Output	23-27	P10-P14	Port 1, Pins 0, 1, 2, 3, 4	In/Output
5	P30	Port 3, Pin 0	Input	28	N/C	Not Connected	
6	N/C	Not Connected	Input	29-31	P15-P17	Port 1, Pins 5,6,7	In/Output
7	/RESET	Reset	Input	32	P34	Port 3, Pin 4	Output
8	R//W	Read/Write	Output	33	P33	Port 3, Pin 3	Input
9	/DS	Data Strobe	Output	34-38	P20-P24	Port 2, Pins 0, 1, 2, 3, 4	In/Output
10	/AS	Address Strobe	Output	39	N/C	Not Connected	
11	P35	Port 3, Pin 5	Output	40-42	P25-P27	Port 2, Pins 5, 6, 7	In/Output
12	GND	Ground	Input	43	P31	Port 3, Pin 1	Input
13	P32	Port 3, Pin 2	Input	44	P36	Port 3, Pin 6	Output




Figure 4. 44-Pin QFP Pin Assignments

Table 3. 44-Pin QFP Pin Identification

Pin#	Symbol	Function	Direction		
1-5 6					
7-14 15	P10-P17 P34	Port 1, Pins 0 through 7 Port 3, Pin 4	In/Output Output		
16 P33 Port 3, Pin 3 17-21 P20-P24 Port 2, Pins 0, 1, 2, 3, 4 22 GND Ground		Input In/Output			
23-25	P25-P27	Port 2, Pins 5,6,7	In/Output		
26	P31	Port 3, Pin 1	Input		
27	P36	Port 3, Pin 6	Output		
28 29	GND	Ground	Input		
30	V _{cc} XTAL2	Power Supply Crystal, Oscillator Clock	input Output		

Pin#	Symbol	Function	Direction
31	XTAL1	Crystal, Oscillator Clock	Input
32	P37	Port 3, Pin 7	Output
33	P30	Port 3, Pin 0	Input
34	/RESET	Reset	Input
35	R//W	Read/Write	Output
36	/DS	Data Strobe	Output
37	/AS	Address Strobe	Output
38	P35	Port 3, Pin 5	Output
40 P32 Po 41-43 P00-P02 Po		Ground Port 3, Pin 2 Port 0, Pins 0, 1, 2 ROM/ROMless control	Input In/Output Input



PIN FUNCTIONS

/ROMiess (input, active Low). This pin when connected to GND disables the internal ROM and forces the device to function as a Z86C91 ROMless Z8. (Note that, when left unconnected or pulled High to $V_{\rm CC}$, the part functions as a normal Z86C11 ROM version). This pin is only available on the 44-pin versions of the Z86C11.

/DS (output, active Low). Data Strobe is activated once for each external memory transfer. For a READ operation, data must be available prior to the trailing edge of /DS. For WRITE operations, the falling edge of /DS indicates that output data is valid.

/AS (output, active Low). Address Strobe is pulsed once at the beginning of each machine cycle. Address output is through Port 1 for all external programs. Memory address transfers are valid at the trailing edge of /AS. Under program control, /AS can be placed in the high-impedance state along with Ports 0 and 1, Data Strobe, and Read/Write.

XTAL1, XTAL2 Crystal 1, Crystal 2 (time-based input and output, respectively). These pins connect a parallel-resonant crystal, ceramic resonator, LC, or any external single-phase clock to the on-chip oscillator and buffer.


R/W (output, write Low). The Read/Write signal is Low when the MCU is writing to the external program or data memory.

/RESET (input, active Low). To avoid asynchronous and noisy reset problems, the Z86C11 is equipped with a reset filter of four external clocks (4TpC). If the external /RESET signal is less than 4TpC in duration, no reset occurs. On the 5th clock after the /RESET is detected, an internal RST

signal is latched and held for an internal register count of 18 external clocks, or for the duration of the external /RESET, whichever is longer. During the reset cycle, /DS is held active Low while /AS cycles at a rate of TpC/2. When /RESET is deactivated, program execution begins at location 000C (HEX). Power-up reset time must be held Low for 50 ms, or until $V_{\rm CE}$ is stable, whichever is longer.

Port 0 (P07-P00). Port 0 is an 8-bit, nibble programmable, bidirectional, TTL compatible port. These eight I/O lines can be configured under software control as a nibble I/O port, or as an address port for interfacing external memory. When used as an I/O port, Port 0 is placed under handshake control. In this configuration, Port 3, lines P32 and P35 are used as the handshake control /DAVO and RDYO (Data available and Ready). Handshake signal assignent is dictated by the I/O direction of the upper nibble P07-P04. The lower nibble must have the same direction as the upper nibble to be under handshake control. For the ROMless option, Port 0 comes up as A15-A8 Address lines after /RESET.

For external memory references, Port 0 can provide address bit A11-A8 (lower nibble) or A15-A8 (lower and upper nibble) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as I/O while the lower nibble is used for addressing. If one or both nibbles are needed for I/O operation, they must be configured by writing to the Port 0 Mode register. In ROMless mode, after a hardware reset, Port 0 lines are defined as address lines A15-A8, and extended timing is set to accommodate slow memory access. The initialization routine includes reconfiguration to eliminate this extended timing mode (Figure 5).






Figure 5. Port 0 Configuration

PIN FUNCTION (Continued)

Port 1 (P17-P10). Port 1 is an 8-bit, byte programmable, bidirectional, TTL compatible port. It has multiplexed Address (A7-A0) and Data (D7-D0) ports. For Z86C11, these eight I/O lines can be programmed as Input or Output lines or can be configured under software control as an address/data port for interfacing external memory. When used as an I/O port, Port 1 is placed under handshake control. In this configuration, Port 3 lines P33 and P34 are used as the handshake controls RDY1 and /DAV1.

Memory locations greater than 4096 are referenced through Port 1. To interface external memory, Port 1 is programmed for the multiplexed Address/Data mode. If more than 256 external locations are required, Port 0 must output the additional lines.

Port 1 can be placed in high-impedance state along with Port 0, /AS, /DS and R//W, allowing the MCU to share common resource in multiprocessor and DMA applications. Data transfers can be controlled by assigning P33 as a Bus Acknowledge input, and P34 as a Bus request output (Figure 6).




Figure 6. Port 1 Configuration



Port 2 (P27-P20). Port 2 is an 8-bit, bit programmable, bidirectional, TTL compatible port. Each of these eight I/O lines can be independently programmed as an input or output or globally as an open-drain output. Port 2 is always available for I/O operation. When used as an I/O port, Port

2 may be placed under handshake control. In this configuration, Port 3 lines P31 and P36 are used as the handshake controls lines /DAV2 and RDY2. The handshake signal assignment for Port 3 lines P31 and P36 is dictated by the direction (input or output) assigned to P27 (Figure 7).




Figure 7. Port 2 Configuration



PIN FUNCTION (Continued)

Port 3 (P37-P30). Port 3 is an 8-bit, TTL compatible four-fixed input and four-fixed output port. These eight I/O lines have four-fixed (P33-P30) input and four fixed (P37-P34) output ports. Port 3 pins P30 and P37, when used as serial I/O, are programmed as serial in and serial out, respectively (Figure 8).

Port 3 is configured under software control to provide the following control functions: handshake for Ports 0, 1 and 2 (/DAV and RDY); four external interrupt request signals (IRQ0-IRQ3); timer input and output signals ($T_{\rm IN}$ and $T_{\rm OUT}$), and Data Memory Select (/DM).




Figure 8. Port 3 Configuration

Table 4. Port 3 Pin Assignments

Pin	VΟ	CTC1	Int.	P0 HS	P1 HS	P2 HS	UART	Ext
P30	IN		IRQ3			·	Serial In	
P31	IN	T_{IN}	IRQ2			D/R		
P32	IN	IIN	IRQ0	D/R				
P33	IN		IRQ1		D/R			
P34	OUT				R/D			DM
P35	OUT			R/D				
P36	OUT	T _{ο∪τ}				R/D		
P37	OUT	001					Serial Out	

Notes:

HS = Handshake Signals

D = Data Available

R = Ready

4-10

∞ 9984043 0027722 980 **∞**



UART Operation. Port 3 lines P30 and P37, can be programmed as serial I/O lines for full-duplex serial asynchronous receiver/transmitter operation. The bit rate is controlled by Counter/Timer0.

The Z86C11 automatically adds a start bit and two stop bits to transmitted data (Figure 9). Odd parity is also available as an option. Eight data bits are always transmitted, regardless of parity selection. If parity is enabled, the eighth bit is the odd parity bit. An interrupt request (IRQ4) is generated on all transmitted characters.

Received data must have a start bit, eight data bits and at least one stop bit. If parity is on, bit 7 of the received data is replaced by a parity error flag. Received characters generate the IRQ3 interrupt request.




Figure 9. Serial Data Formats

Auto Latch. The Auto Latch puts valid CMOS levels on all CMOS inputs that are not externally driven. This will reduce excessive supply current flow in the input buffer when it is not been driven by any source.

Low EMI Option. The Z86C11 is available in a low EMI option. This option is mask-programmable, to be selected by the customer at the time when the ROM code is submitted. Use of this feature results in:

- Less than 1 mA current consumptions during HALT mode.
- The pre-drivers slew rate reduced to 10 ns typical.
- Low EMI output drivers have resistance of 200 ohms typical.
- Oscillator divide-by-two circuitry is eliminated.
- Internal SCLK/TCLK operation is limited to a maximum of 4 MHz (250 ns cycle time).

FUNCTIONAL DESCRIPTION

Address Space

Program Memory. The Z86C11 can address up to 60 Kbytes of external program memory (Figure 10). The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts. For ROM mode, byte 13 to byte 4095 consists of on-chip ROM. At address 4096 and greater, the Z86C11 executes external program memory fetches. In the ROMless mode, the Z86C11 can address up to 64 Kbytes of external program memory. Program execution begins at external location 000C (HEX) after a reset.

65535 External ROM and RAM 4096 4095 On-Chip ROM Location of 12 First Byte of Instruction 11 IRQ5 Executed 10 IRQ5 After RESET 9 IRQ4 8 IRQ4 7 IRQ3 Interrupt Vector 6 IRQ3 (Lower Byte) 5 IRQ2 IRQ2 Interrupt Vector 3 IRQ1 (Upper Byte) 2 IRQ1 IRQ0 0 IRQ0

Figure 10. Program Memory Configuration

Data Memory (/DM). The ROM version can address up to 60 Kbytes of external data memory space beginning at location 4096. The ROMless version can address up to 64 Kbytes of external data memory. External data memory may be included with, or separated from, the external program memory space. /DM, an optional I/O function that can be programmed to appear on pin P34, is used to distinguish between data and program memory space (Figure 11). The state of the /DM signal is controlled by the type instruction being executed. An LDC opcode references PROGRAM (/DM inactive) memory, and an LDE instruction references DATA (/DM active Low) memory.




Figure 11. Data Memory Configuration

Register File. The Register File consists of four I/O port registers, 236 general-purpose registers and 16 control and status registers (Figure 12). The instructions can access registers directly or indirectly through an 8-bit address field. The Z86C11 also allows short 4-bit register addressing using the Register Pointer (Figure 13). In the 4-bit mode, the Register File is divided into 16 working

register groups, each occupying 16 continuous locations. The Register Pointer addresses the starting location of the active working-register group.

Note: Register Bank E0-EF can only be accessed through working registers and indirect addressing modes.




Figure 12. Register File

FUNCTIONAL DESCRIPTION (Continued)




Figure 13. Register Pointer

RAM Protect. The upper portion of the RAM's address spaces 80H to EFH (excluding the control registers) can be protected from reading and writing. The RAM Protect bit option is mask-programmable and is selected by the customer when the ROM code is submitted. After the mask option is selected, the user can activate from the internal ROM code to turn off/on the RAM Protect by loading a bit D6 in the IMR register to either a 0 or a 1, respectively. A 1 in D6 indicates RAM Protect enabled.

ROM Protect. The first 4 Kbytes of program memory is mask programmable. A ROM protect feature prevents dumping of the ROM contents by inhibiting execution of LDC, LDCI, LDE, and LDEI instructions to Program Memory in all modes.

The ROM Protect option is mask-programmable, to be selected by the customer at the time when the ROM code is submitted.

Note: With ROM Protect enabled, the Z86C11 cannot access the memory space.

Stack. The Z86C11 has a 16-bit Stack Pointer (R254-R255) used for external stack that resides anywhere in the data memory for the ROMless mode, but only from 4096 to 65535 in the ROM mode. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the 236 general-purpose registers (R4-R239). The high byte of the Stack Pointer (SPH-Bit 8-15) is used as a general purpose register when using internal stack only.

Counter/Timers. There are two 8-bit programmable counter/timers (T0-T1), each driven by its own 6-bit programmable prescaler. The T1 prescaler can be driven by internal or external clock sources; however, the TO prescaler is driven by the internal clock only (Figure 14).

The 6-bit prescalers can divide the input frequency of the clock source by any integer number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256) that has been loaded into the counter. When both the counters and prescaler reach the end of the count, a timer interrupt request, IRQ4 (T0) or IRQ5 (T1), is generated.

The counter can be programmed to start, stop, restart to continue, or restart from the initial value. The counters can also be programmed to stop upon reaching zero (single pass mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode).

The counter, but not the prescalers, can be read at any time without disturbing their value or count mode. The clock source for T1 is user-definable and can be either the internal microprocessor clock divided-by-four, or an external signal input through Port 3. The Timer Mode register configures the external timer input (P31) as an external clock, a trigger input that can be retriggerable or nonretriggerable, or as a gate input for the internal clock. Port 3 line P36 also serves as a timer output (Tout) through which T0, T1 or the internal clock can be output. The counter/timers are cascaded by connecting the T0 output to the input of T1.




Figure 14. Counter/Timers Block Diagram

FUNCTIONAL DESCRIPTION (Continued)

Interrupts. The Z86C11 has six different interrupts from eight different sources. The interrupts are maskable and prioritized. The eight sources are divided as follows: four sources are claimed by Port 3 lines P33-P30, one in Serial Out, one in Serial In, and two in the counter/timers (Figure 15). The Interrupt Mask Register globally or individually enables or disables the six interrupt requests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register.

All Z86C11 interrupts are vectored through locations in the program memory. When an interrupt machine cycle is activated, an interrupt request is granted. Thus, this disables all of the subsequent interrupts, saves the Program Counter and Status Flags, and then branches to the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request.

To accommodate polled interrupt systems, interrupt inputs are masked and the Interrupt Request register is polled to determine which of the interrupt requests need service. Software initialized interrupts are supported by setting the appropriate bit in the Interrupt Request (IRQ) register.

Internal interrupt requests are sampled on the falling edge of the last cycle of every instruction, and the interrupt request must be valid 5TpC before the falling edge of the last clock cycle of the currently executing instruction.

For the ROMless mode, when the device samples a valid interrupt request, the next 48 (external) clock cycles are used to prioritize the interrupt, and push the two PC bytes and the FLAG register on the stack. The following nine cycles are used to fetch the interrupt vector from external memory. The first byte of the interrupt service routine is fetched beginning on the 58th TpC cycle following the internal sample point, which corresponds to the 63rd TpC cycle following the external interrupt sample point.




Figure 15. Interrupt Block Diagram



Clock. The Z86C11 on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal, LC, ceramic resonator, or any suitable external clock source (XTAL1 = Input, XTAL2 = Output). The crystal should be AT cut, 1 MHz to 16 MHz max, and series resistance (RS) is

less than or equal to 100 Ohms. The crystal should be connected across XTAL1 and XTAL2 using the recommended capacitors (10 pF < CL < 300 pF) from each pin to ground (Figure 16).




Figure 16. Oscillator Configuration

HALT. Will turn off the internal CPU clock but not the XTAL oscillation. The counter/timers and the external interrupts IRQ0, IRQ1, IRQ2 and IRQ3 remains active. The devices are recovered by interrupts, either externally or internally generated. An interrupt request must be executed (enabled) to exit HALT mode. After the interrupt service routine, the program continues from the instruction after the HALT.

STOP. This instruction turns off the internal clock and external crystal oscillation and reduces the standby current to 5 μ A (typical). The STOP mode is terminated by a reset, which causes the processor to restart the application program at address 000C (HEX).

In order to enter STOP (or HALT) mode, it is necessary to first flush the instruction pipeline to avoid suspending execution in mid-instruction. To do this, the user executes a NOP (opcode = OFFH) immediately before the appropriate sleep instruction, i.e.:

FF NOP ; clear the pipeline 6F STOP ; enter STOP mode

or

FF NOP ; clear the pipeline

7F HALT ; enter HALT mode

ABSOLUTE MAXIMUM RATINGS

Symbol	Description	Min	Max	Units
V _{CC} T _{STG} T _A	Supply Voltage* Storage Temp Oper Ambient Temp	0.3 65	+7.0 +150 †	°C ∨° ∨

Notes:

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended period may affect device reliability.

STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to GND. Positive current flows into the referenced pin (Figure 17).




Figure 17. Test Load Diagram

^{*} Voltages on all pins with respect to GND.

[†] See Ordering Information



Sym	Parameter	T _A = 0°C t Min	io 70°C Max	T _A = -40°C t Min	o 105°C Max	Typical @ 25°C	Units	Conditions
	Max Input Voltage		7		7		٧	I _{IN} 250 μA
V_{CH}	Clock Input High Voltage	3.8	$V_{cc}+0.3$	3.8	$V_{cc} + 0.3$		٧	Driven by External Clock Generator
V _{CL}	Clock Input Low Voltage	-0.3	0.8	-0.03	0.8		٧	Driven by External Clock Generator
V _{IH}	Input High Voltage	2.0	V _{cc} +0.3	2.0	V _{cc} +0.3		٧	
٧,	Input Low Voltage	-0.3	Ŏ.8	-0.3	0.8		٧	
Λ ^{OH}	Output High Voltage	2.4		2.4			٧	$I_{OH} = -2.0 \text{ mA}$
V _{OH}	Output High Voltage	V _{cc} -100 mV		V _{cc} -100 mV			٧	$I_{OH} = -100 \mu A$
V _{OL}	Output Low Voltage		0.4		0.4		٧	$l_{01}^{on} = +5.0 \text{ mA}$
V _{RH}	Reset Input High Voltage	3.8	$V_{cc} + 0.3$	3.8	V _{cc} +0.3		٧	
V _{RI}	Reset Input Low Voltage	-0.3	0.8	-0.03	0.8		٧	
ار"	Input Leakage	-2	2	-2	2		μA	$V_{IN} = 0V, V_{CC}$
OL	Output Leakage	-2	2	-2	2		μA	$V_{IN} = 0V, V_{CC}$
I _{IR}	Reset Input Current	-1	80		-80		μA	$V_{RL} = 0V$
l _{cc}	Supply Current		30		30	20	mΑ	[1] @ 12 MHz
U.S			35		35	24	mΑ	[1] @ 16 MHz
l _{cc1}	Standby Current		6.5		6.5	4	mΑ	[1] HALT Mode V _{IN} = OV, V _{CC} @ 12 MHz
001	-		7.0		7.0	4.5	mΑ	[1] HALT Mode V = OV, V = @ 16 MHz
I _{CC2}	Standby Current		10		20	5	μA	[1] STOP Mode V _{IN} = OV, V _{CC}

Notes:

^[1] All inputs driven to either 0V or V_{cc} , outputs floating.

External I/O or Memory Read or Write Timing Diagram




Figure 18. External I/O or Memory Read/Write Timing



External I/O or Memory Read or Write Timing Table

			T _A = 0°C to 70°C				$T_A = -40^{\circ}C$ to $105^{\circ}C$					
No	Symbol	Parameter	12 Min	MHz Max	16 I Min	MHz Max	12 I Min	MHz Max		MHz Max	Units	Notes
1	TdA(AS)	Address Valid to /AS Rise Delay	35		25		35		25		ns	[2, 3]
2	TdAS(A)	/AS Rise to Address Float Delay	45		35		45		35		ns	[2, 3]
3	TdAS(DR)	/AS Rise to Read Data Req'd Valid		250		180		250		180	ns	[1, 2, 3]
4	TwAS	/AS Low Width	55		40		55		40		ns	[2, 3]
5	TdAZ(DS)	Address Float to /DS Fall	0		0		0		0		ns	
6	TwDSR	/DS (Read) Low Width	185		135		185		135		ns	[1, 2, 3]
7	TwDSW	/DS (Write) Low Width	110		80		110		80		ns	[1, 2, 3]
8	TdDSR(DR)	/DS Fall to Read Data Req'd Valid		130		75		130		75	ns	[1, 2, 3]
9	ThDR(DS)	Read Data to /DS Rise Hold Time	0		0		0		0		ns	[2, 3]
10	TdDS(A)	/DS Rise to Address Active Delay	65		50		65		50		ns	[2, 3]
11	TdDS(AS)	/DS Rise to /AS Fall Delay	45		35		45		35		ns	[2, 3]
12	TdR/W(AS)	R//W Valid to /AS Rise Delay	30		20		33		25		ns	[2, 3]
13	TdDS(R/W)	/DS Rise to R//W Not Valid	50		35		50		35		ns	[2, 3]
14	TdDW(DSW)	Write Data Valid to /DS Fall (Write) Delay	35		25		35		25		ns	[2, 3]
15	TdDS(DW)	/DS Rise to Write Data Not Valid Delay	55		35		55		35		ns	[2, 3]
16	TdA(DR)	Address Valid to Read Data Req'd Valid		310		230		310		230	ns	[1, 2, 3]
17	TdAS(DS)	/AS Rise to /DS Fall Delay	65		45		65		45		ns	[2, 3]
18	TdDI(DS)	Data Input Setup to /DS Rise	75		60		75		60		ns	[1, 2, 3]
19	TdDM(AS)	/DM Valid to /AS Rise Delay	50		30		50		30		ns	[2, 3]

Notes:

Standard Test Load

All timing references use 2.0V for a logic 1 and 0.8V for a logic 0.

Clock Dependent Formulas

Number	Symbol	Equation				
1	TdA(AS)	0.40TpC + 0.32				
2	TdAS(A)	0.59TpC - 3.25				
3	TdAS(DR)	2.38TpC + 6.14				
4	TwAS	0.66TpC - 1.65				
6	TwDSR	2.33TpC - 10.56				
7	TwDSW	1.27TpC + 1.67				
8	TdDSR(DR)	1.97TpC - 42.5				
10	TdDS(A)	0.8TpC				
11	TdDS(AS)	0.59TpC - 3.14				
12	TdR/W(AS)	0.4TpC				
13	TdDS(R/W)	0.8TpC - 15				
14	TdDW(DSW)	0.4TpC				
15	TdDS(DW)	0.88TpC - 19				
16	TdA(DR)	4TpC - 20				
17	TdAS(DS)	0.91TpC - 10.7				
18	TsDI(DS)	0.8TpC - 10				
19	TdDM(AS)	0.9TpC - 26.3				
		•				

^[1] When using extended memory timing add 2 TpC.

^[2] Timing numbers given are for minimum TpC.

^[3] See clock cycle dependent characteristics table.

Additional Timing Diagram




Figure 19. Additional Timing

AC CHARACTERISTICS

Additional Timing Table

			T _A = 0°C to 70°C 12 MHz			T _A = -40°C to 105°C 12 MHz 16 MHz						
No	Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units	Notes
1	ТрС	Input Clock Period	83	1000	62.5	1000	83	1000	62.5	1000	ns	[1]
2	TrC,TfC	Clock Input Rise & Fall Times		15		10		15		10	ns	[1]
3	TwC	Input Clock Width	35		25		35		25		ns	[1]
4	TwTinL	Timer Input Low Width	75		75		75		75		ns	[2]
5	TwTinH	Timer Input High Width	3TpC		3TpC		3TpC	···	3TpC			[2]
6	TpTin	Timer Input Period	8TpC		8TpC		8TpC		8TpC			[2]
7	TrTin,TfTin	Timer Input Rise & Fall Times	100		100		100		100		ns	[2]
8A	TwiL	Interrupt Request Input Low Times	70		70		70		50		ns	[2, 4]
8B	TwlL	Interrupt Request Input Low Times	3TpC		3TpC		3TpC		3TpC			[2, 5]
9	TwlH	Interrupt Request Input High Times	ЗТрС		3TpC		3TpC		3TpC			[2, 3]

Notes:

- [1] Clock timing references use 3.8V for a logic 1 and 0.8V for a logic 0.
- [2] Timing references use 2.0V for a logic 1 and 0.8V for a logic 0.
- [3] Interrupt references request through Port 3.
- [4] Interrupt request through Port 3 (P33-P31)
- [5] Interrupt request through Port 30.

4-22

💌 9984043 0027734 6T2 🚾



Handshake Timing Diagrams




Figure 20. Input Handshake Timing




Figure 21. Output Handshake Timing

AC CHARACTERISTICS

Handshake Timing Table

				r, = 0°C MHz		C MHz	T _A = -40°C to 105°C 12 MHz 16 MHz			Data	
No	Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Direction
1	TsDI(DAV)	Data In Setup Time	0		0		0		0		In
2	ThDI(DAV)	Data In Hold Time	145		145		145		145		ln
3	TwDÀV	Data Available Width	110		110		110		110		ln
4	TdDAVI(RDY)	DAV Fall to RDY Fall Delay		115		115		115		115	In
5	TdDAVId(RDY)	DAV Rise to RDY Rise Delay		115		115		115		115	ln
6	TdDO(DAV)	RDY Rise to DAV Fall Delay	0		0		0		0		In
7	TcLDAV0(RDY)	Data Out to DAV Fall Delay		TpC		TpC		TpC		TpC	Out
8	TcLDAVO(RDY)	DAV Fall to RDY Fall Delay	0	•	0	•	0		0	·	Out
9	TdRDY0(DAV)	RDY Fall to DAV Rise Delay		115		115		115		115	Out
10	TwRDY	RDY Width	110		110		110		110		Out
11	TdRDY0d(DAV)	RDY Rise to DAV Fall Delay		115		115		115		115	Out

4-23

Z8 CONTROL REGISTER DIAGRAMS




Figure 22. Serial I/O Register (F0,: Read/Write)




Figure 23. Timer Mode Register (F1_u: Read/Write)




Figure 24. Counter/Timer 1 Register (F2,: Read/Write)




Figure 25. Prescaler 1 Register (F3,: Write Only)




Figure 26. Counter/Timer 0 Register (F4_": Read/Write)




Figure 27. Prescaler 0 Register (F5_H: Write Only)






Figure 28. Port 2 Mode Register (F6,: Write Only)




Figure 29. Port 3 Mode Register (F7,: Write Only)




Figure 30. Port 0 and 1 Mode Register (F8 : Write Only)




Figure 31. Interrupt Priority Register (F9,: Write Only)

Z8 CONTROL REGISTER DIAGRAMS (Continued)




Figure 32. Interrupt Request Register (FA_u: Read/Write)




Figure 33. Interrupt Mask Register (FB_n: Read/Write)




Figure 34. Flag Register (FC_H: Read/Write)




Figure 35. Register Pointer Register (FD_n: Read/Write)




Figure 36. Stack Pointer Register (FE_H: Read/Write)




Figure 37. Stack Pointer Register (FF_n: Read/Write)



INSTRUCTION SET NOTATION

Addressing Modes. The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

Symbol	Meaning
IRR	Indirect register pair or indirect working- register pair address
Irr	Indirect working-register pair only
X	Indexed address
DA	Direct address
RA	Relative address
IM	Immediate
R	Register or working-register address
r	Working-register address only
IR	Indirect-register or indirect
	working-register address
lr	Indirect working-register address only
RR	Register pair or working register pair address

Symbols. The following symbols are used in describing the instruction set.

Symbol	Meaning
dst	Destination location or contents
src	Source location or contents
cc	Condition code
@	Indirect address prefix
SP	Stack Pointer
PC	Program Counter
FLAGS	Flag register (Control Register 252)
RP	Register Pointer (R253)
IMR	Interrupt mask register (R251)

Flags. Control register (R252) contains the following six flags:

Symbol	Meaning
С	Carry flag
Z	Zero flag
S	Sign flag
V	Overflow flag
D	Decimal-adjust flag
H	Half-carry flag
Affected flag	gs are indicated by:
0	Clear to zero
1	Set to one
*	Set to clear according to operation
_	Unaffected



CONDITION CODES


Value	Mnemonic	Meaning	Flags Set
1000		Always True	
0111	С	Carry	C = 1
1111	NC	No Carry	C = 0
0110	Z	Zero	Z = 1
1110	NZ	Not Zero	Z = 0
1101	PL	Plus	S = 0
0101	MI	Minus	S = 1
0100	OV	Overflow	V = 1
1100	NOV	No Overflow	V = 0
0110	EQ	Equal	Z = 1
1110	NE	Not Equal	Z = 0
1001	GE	Greater Than or Equal	(S XOR V) = 0
0001	LT	Less than	(S XOR V) = 1
1010	GT	Greater Than	[Z OR (S XOR V)] = 0
0010	LE	Less Than or Equal	[Z OR (S XOR V)] = 1
1111	UGE	Unsigned Greater Than or Equal	C = 0
0111	ULT	Unsigned Less Than	C = 1
1011	UGT	Unsigned Greater Than	(C = 0 AND Z = 0) = 1
0011	ULE	Unsigned Less Than or Equal	(C OR Z) = 1
0000	F	Never True (Always False)	



INSTRUCTION FORMATS



One-Byte Instructions



Two-Byte Instructions

Three-Byte Instructions

INSTRUCTION SUMMARY

Note: Assignment of a value is indicated by the symbol "←". For example:

notation "addr (n)" is used to refer to bit (n) of a given operand location. For example:

dst (7)

dst ← dst + src

indicates that the source data is added to the destination data and the result is stored in the destination location. The

refers to bit 7 of the destination operand.

4-29



INSTRUCTION SUMMARY

Instruction	Address Mode	Opcode Byte	Fi			ecto		
and Operation	dst src	(Hex)	C	Z	S	V	D	Н
ADC dst, src dst←dst + src +C	t	1[]	*	*	*	*	0	*
ADD dst, src dst←dst + src	Ť	0[]	*	*	*	*	0	*
AND dst, src dst←dst AND src	t	5[]	-	*	*	0	-	-
CALL dst SP←SP – 2 @SP←PC, PC←dst	DA IRR	D6 D4	-	-	-	-	-	-
CCF C←NOT C		EF	*	-	-	-	-	-
CLR dst dst←0	R IR	B0 B1	-	-	-	-	-	-
COM dst dst←NOT dst	R IR	60 61	-	*	*	0	-	-
CP dst, src dst – src	†	A[]	*	*	*	*	-	-
DA dst dst←DA dst	R IR	40 41	*	*	*	Χ	-	-
DEC dst dst←dst – 1	R IR	00 01	-	*	*	*	-	-
DECW dst dst←dst – 1	RR IR	80 81	-	*	*	*	-	-
DI IMR(7)←0		8F	-	-	_	-	-	-
DJNZ r, dst r←r - 1 if r ≠ 0 PC←PC + dst Range: +127, -128	RA	rA r = 0 - F	-	-	-	-	-	-
EI IMR(7)←1		9F	-	-	-	-	-	-
HALT		7F		-	-	-	-	-

Instruction and Operation	Add Mod dst		Opcode Byte (Hex)	FI: C	ags Z	Aff S	ecte V		Н
INC dst dst←dst + 1	r R IR		rE r=0-F 20 21	-	*	*	*	-	-
INCW dst dst←dst + 1	RR IR		A0 A1	-	*	*	*	-	-
IRET FLAGS←@SP; SP←SP+1 PC←@SP; SP←SP+2; IMR(7)←1			BF	*	*	*	*	*	*
JP cc, dst if cc is true, PC←dst	DA IRR		cD c=0-F 30	-	-	_	-	-	-
JR cc, dst if cc is true, PC←PC + dst Range: +127, -128	RA		cB c = 0 - F	-	-	-	-	-	•
LD dst, src dst←src	r R R R R R R IR IR	Im R r X r Ir r R IM IM R	rC r8 r9 r = 0 - F C7 D7 E3 F3 E4 E5 E6 E7 F5	-	-	•	-	-	-
LDC dst, src dst←src	r	Irr	C2	-	-	-	-	-	-
LDCI dst, src dst←src r←r + 1; rr←rr + 1	Ir	lrr	C3	-	-	-	-	-	-

4-30

9984043 0027742 779 📟



Instruction and Operation	Address Mode dst src	Opcode Byte (Hex)	FI	ags Z	Aff	ect V		Н
NOP		FF	-	-	-	-	-	
OR dst, src dst←dst OR src	t	4[]	-	*	*	0	-	-
POP dst dst←@SP; SP←SP + 1	R IR	50 51	-	-	-	-	-	-
PUSH src SP←SP – 1; @SP←src	R IR	70 71	-	-	-	-	-	-
RCF C←0	·	CF	0	-	-	-	-	-
RET PC←@SP; SP←SP+2		AF	-	-	-	-	-	-
RL dst	R IR	90 91	*	*	*	*	-	-
RLC dst	R IR	10 11	*	*	*	*	-	-
RR dst	R IR	E0 E1	*	*	*	*	-	-
RRC dst	R IR	C0 C1	*	*	*	*	-	-
SBC dst, src dst←dst←src←C	Ť	3[]	*	*	*	*	1	*
SCF C←1		DF	1	-	-	-	-	-
SRA dst	R IR	D0 D1	*	*	*	0	-	-
SRP dst RP←src	lm	31	-	-	-	-	-	-


Instruction and Operation	Address Mode dst src	Opcode Byte (Hex)		ags Z			_	н
STOP		6F	1	-	-	-	-	-
SUB dst, src dst←dst←src	†	2[]	[[[[1	[
SWAP dst 7 4 3 0	R IR	F0 F1	Х	*	*	X	-	-
TCM dst, src (NOT dst) AND src	†	6[]	-	*	*	0	-	-
TM dst, src dst AND src	†	7[]	-	*	*	0	-	-
XOR dst, src dst←dst XOR src	t	B[]	-	*	*	0	-	-

† These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode nibble is found in the instruction set table above. The second nibble is expressed symbolically by a "[]" in this table, and its value is found in the following table to the left of the applicable addressing mode pair.

For example, the opcode of an ADC instruction using the addressing modes r (destination) and Ir (source) is 13.

Addre dst	ss Mode src	Lower Opcode Nibble
r	r	[2]
r	lr	[3]
R	R	[4]
R	IR	[5]
R	IM	[6]
IR	IM	[7]

							L	ower Nil	bble (He	x)						
	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
0	6.5 DEC R1	6.5 DEC IR1	6.5 ADD r1, r2	6.5 ADD r1, lr2	10.5 ADD R2, R1	10.5 ADD IR2, R1	10.5 ADD R1, IM	10.5 ADD IR1, IM	6.5 LD r1, R2	6.5 LD r2, R1	12/10.5 DJNZ r1, RA	12/10.0 JR cc, RA	6.5 LD r1, IM	12.10.0 JP cc, DA	6.5 INC r1	
1	6.5 RLC R1	6.5 RLC IR1	6.5 ADC r1, r2	6.5 ADC r1, lr2	10.5 ADC R2, R1	10.5 ADC IR2, R1	10.5 ADC R1, IM	10.5 ADC IR1, IM								
2	6.5 INC R1	6.5 INC IR1	6.5 SUB r1, r2	6.5 SUB r1, ir2	10.5 SUB R2, R1	10.5 SUB IR2, R1	10.5 SUB R1, IM	10.5 SUB IR1, IM								
3	8.0 JP IRR1	6.1 SRP IM	6.5 SBC r1, r2	6.5 SBC r1, lr2	10.5 SBC R2, R1	10.5 SBC IR2, R1	10.5 SBC R1, IM	10.5 SBC IR1, IM								
4	8.5 DA R1	8.5 DA IR1	6.5 OR r1, r2	6.5 OR r1, lr2	10.5 OR R2, R1	10.5 OR IR2, R1	10.5 OR R1, IM	10.5 OR IR1, IM								
5	10.5 POP R1	10.5 POP IR1	6.5 AND r1, r2	6.5 AND r1, lr2	10.5 AND R2, R1	10.5 AND IR2, R1	10.5 AND R1, IM	10.5 AND IR1, IM								
6	6.5 COM R1	6.5 COM IR1	6.5 TCM r1, r2	6.5 TCM r1, lr2	10.5 TCM R2, R1	10.5 TCM IR2, R1	10.5 TCM R1, IM	10.5 TCM IR1, IM								6.0 STO I
7	10/12.1 PUSH R2	12/14.1 PUSH IR2	6.5 TM r1, r2	6.5 TM r1, lr2	10.5 TM R2, R1	10.5 TM IR2, R1	10.5 TM R1, IM	10.5 TM IR1, IM								7.0 HALI
8	10.5 DECW RR1	10.5 DECW IR1	12.0 LDE r1, lrr2	18.0 LDEI Ir1, Irr2												6.1 DI
9	6.5 RL R1	6.5 RL IR1	12.0 LDE r2, lrr1	18.0 LDEI lr2, lrr1												6.1 EI
A	10.5 INCW RR1	10.5 INCW IR1	6.5 CP r1, r2	6.5 CP r1, lr2	10.5 CP R2, R1	10.5 CP IR2, R1	10.5 CP R1, IM	10.5 CP IR1, IM								14.0 RET
В	6.5 CLR R1	6.5 CLR IR1	6.5 XOR r1, r2	6.5 XOR r1, lr2	10.5 XOR R2, R1	10.5 XOR IR2, R1	10.5 XOR R1, IM	10.5 XOR IR1, IM								16.0 IRE1
С	6.5 RRC R1	6.5 RRC IR1	12.0 LDC r1, lrr2	18.0 LDCI lr1, lrr2				10.5 LD r1,x,R2								6.5 RCF
D	6.5 SRA R1	6.5 SRA IR1	12.0 LDC r2, lrr1	18.0 LDCI Ir2, Irr1	20.0 CALL* IRR1		20.0 CALL DA	10.5 LD r2,x,R1								6.5 SCF
E	6.5 RR R1	6.5 RR IR1		6.5 LD r1, IR2	10.5 LD R2, R1	10.5 LD IR2, R1	10.5 LD R1, IM	10.5 LD IR1, IM								6.5 CCF
F	8.5 SWAP R1	8.5 SWAP		6.5 LD lr1, r2		10.5 LD R2, IR1									V	6.0 NOP
			2				3 8	dan nor	Instruc	tlon	2			~~~		1
				Le	ower		В	ytes per	HISTRUC	uon	Legen	d:				
		E	xecution Cycles	Or N	code ibble	Pipel					$r = 4-b^2$ R ₁ or t	oit addre it addres 2 = Dst 2 = Src	s addres			



Sequence:

Opcode, First Operand, Second Operand


Note: Blank areas not defined.


* 2-byte instruction appears as a 3-byte instruction

4-32

9984043 0027744 541 💌

PACKAGING INFORMATION








SYMBOL.	MILLI	METER	IN	CH						
	HEN	HAX	MIN	MAX						
A1	0.51	0.81	.020	.032						
A2	3.25	3.43	.128	.135						
B	0.38	0.53	.015	.021						
Bi	1.02	1.52	.040	.060						
С	0:23	0.38	.009	.015						
D	52.07	52.58	2.050	2.070						
E	15.24	15.75	.600	.620						
El	13.59	14.22	.535	.560						
9	2.54	TYP	-100	TYP						
eA	15.49	16.51	.610	.650						
٦	3.18	3.81	.125	.150						
. Q1	1.52	1.91	.060	.075						
S	1.52	2.29	.060	.090						

CONTROLLING DIMENSIONS . INCH

40-Pin DIP Package Diagram




NOTES		
ž.	CONTROLLING DIMENSIONS INCH LEADS ARE COPLANAR WITHIN .004 DIMENSION : _MM INCH	ĮN.

SYMBOL	MILLIMETER		INCH	
	MIN	MAX	MIN	MAX
A	4.27	4.57	.168	.180
A1	2.67	2.92	.105	.115
D/E	17.40	17.65	.685	.695
D1/E1	16.51	16.66	.650	.656
D2	15.24	16.00	.600	.630
8	L27 TYP		.050	TYP

44-Pin PLCC Package Diagram

4-33

PACKAGING INFORMATION



NOTES:
1. CONTROLLING DIMENSIONS : MILLIMETER
2. LEAD COPLANARITY : MAX 10 mm
.004

SYMBOL	MILLIMETER		INCH	
	MIN	MAX	MIN	MAX
AL	0.05	0.25	.002	.010
A2	2.00	2.25	.078	.089
ь	0.25	0.45	.010	.018
c	0.13	0.20	.005	.008
HD	13.70	14.30	.539	.563
D	9.90	10.10	.390	.398
HE	13.70	14.30	.539	.563
E	9.90	10.10	.390	.398
69	0.80 TYP		.031	TYP
<u>L</u> ,	0.60	1.20	.024	.047

44-Pin QFP Package Diagram

ORDERING INFORMATION

Z86C11

12 MHz

 40-pin DIP
 44-pin PLCC
 44-pin QFP

 Z86C1112PSC
 Z86C1112VSC
 Z86C1112FSC

 Z86C1112PEC
 Z86C1112VEC
 Z86C1112FEC

16 MHz

40-pin DIP 44-pin PLCC 44-pin QFP Z86C1116PSC Z86C1116PSC Z86C1116FSC

For fast results, contact your local Zilog sales office for assistance in ordering the part desired.

CODES

Preferred Package

P = Plastic DIP

V = Plastic Chip Carrier

Longer Lead Time

F = Plastic Quad Flat Pack

Preferred Temperature

 $S = 0^{\circ}C$ to $+ 70^{\circ}C$

Longer Lead Time

E = -40°C to 105°C

Speeds


12 = 12 MHz

16 = 16 MHz

Environmental

C = Plastic Standard





4-35