

# Z86L70/L71/L72/L75/L76

ZILOG INFRARED REMOTE CONTROLLER FAMILY (ZIRC™)

#### **FEATURES**

■ ROM/Package Options:

- Z86L70 2K ROM, 128 RAM, 18-Pin SOIC/DIP

- Z86L75 - Z86L71

4K ROM, 256 RAM, 20-Pin SOIC/DIP 8K ROM, 256 RAM, 20-Pin SOIC/DIP

- Z86L71

12K ROM, 768 RAM 40-Pin DIP or

44-Pin PLCC/QFP

- Z86L72 16K ROM, 768 RAM, 40-Pin DIP or

44-Pin PLCC/QFP

- Z86E72 16K OTP. 768 RAM 40-Pin DIP or

44-Pin PLCC/QFP (3V)

2.0V to 3.9V Operating Range (8.0 MHz)

■ Two Standby Modes (Typical)

STOP - 2 µA

- HALT - 0.8 mA

Expanded Register File Control Registers

 Automatic External ROM Access Beyond 16K (Z86L72/76/E72 Versions)

Special Architecture to Automate Both Generation and Reception of Complex Pulses or Signals:

- One Programmable 8-Bit Counter/Timer with Two Capture Registers
- One Programmable 16-Bit Counter/Timer with One Capture Register
- Programmable Input Glitch Filter for Pulse Reception

- Five Priority Interrupts
- Low Voltage Detection and Protection
- Programmable Watch-Dog/Power-On Reset Circuits
- Two Independent Comparators with Programmable Interrupt Polarity
- On-Chip Oscillator that Accepts a Crystal, Ceramic Resonator, LC, RC, or External Clock Drive
- Mask Selectable 200 kOhms Pull-Ups on Ports 0, 2, 3
  - All Eight Port 2 Bits at One Time or Not
  - Pull-Ups Automatically Disabled Upon Selecting Individual Pins as Outputs.
- Maskable Mouse/Trackball Interface on P00 Through P03.
- Extra RAM on L72/76 is Usable as Instruction/Program Memory

## **GENERAL DESCRIPTION**

The ZIRC™ (Z86L7X) family of IR (Infrared) CCP™ (Consumer Controller Processor) Controllers are ROM-based members of the Z8® single-chip microcontroller family with 768/256/128 bytes of general-purpose RAM. The only differentiating factor between the five versions (Z86L70/71/72/75/76) is the availability of RAM, ROM, and package options. The ZIRC™ family of ROM devices (L72/76 versions) offers the use of external memory which enables this Z8

microcontroller to be used where code flexibility is required. Zilog's CMOS microcontrollers offer fast execution, efficient use of memory, sophisticated interrupts, input/output bit manipulation capabilities, automated pulse generation/reception, and easy hardware/software system expansion along with low cost and low power consumption.



## **GENERAL DESCRIPTION** (Continued)

The Z86L7X architecture is based on Zilog's 8-bit microcontroller core with an Expanded Register File to allow access to register mapped peripherals, I/O circuits, and powerful counter/timer circuitry. The CCP offers a flexible I/O scheme, an efficient register and address space structure, and a number of ancillary features that are useful in many consumer, automotive, computer peripheral, and battery operated hand-held applications.

CCP™ applications demand powerful I/O capabilities. The Z86L7X family fulfills this with three package options in which the L72/76 version provides 31 pins of dedicated input and output. These lines are grouped into four ports. Each port consists of eight lines (Port 3 has seven lines) and is configurable under software control to provide timing, status signals, parallel I/O with or without handshake, and an address/data bus for interfacing external memory. The lower pin count version reduces the I/O count as shown in the pin descriptions while maintaining hardware and software compatibility, thereby providing the user a wide spectrum of I/O options without major rework/changes when migrating to different family versions.

There are four basic address spaces available to support a wide range of configurations: Program Memory, Register File, Data Memory, and Expanded Register File. The Register File is composed of 768/256/128 bytes of RAM. It includes four I/O port registers, ten control and status registers, and the rest are general purpose registers. The Expanded Register File consists of three register groups.

To unburden the program from coping with such real-time problems as generating complex waveforms or receiving and demodulating complex waveform/pulses, the Z86L7X family offers a new intelligent counter/timer architecture with 8-bit and 16-bit counter/timers (Figure 1). Also included are a large number of user-selectable modes, and two on-board comparators to process analog signals with separate reference voltages (Figure 2).

#### Notes:

All Signals with a preceding front slash, "/", are active Low, e.g., B/W (WORD is active Low); /B/W (BYTE is active Low, only).

Power connections follow conventional descriptions below:

| Connection | Circuit         | Device          |
|------------|-----------------|-----------------|
| Power      | V <sub>cc</sub> | V <sub>DD</sub> |
| Ground     | GND             | V <sub>SS</sub> |




Figure 1. Counter/Timer Block Diagram







Figure 2. Functional Block Diagram



#### PIN DESCRIPTION



P24 18 P23 P25 2 17 P22 P26 3 16 P21 P27 15 P20 Z86L70/75 14 VDD 5 vss XTAL2 6 13 P36 XTAL1 12 P35 P31 11 P34 8 P32 P33 9 10

Figure 4. 18-Pin DIP Pin Assignments





Figure 3. 40-Pin DIP Pin Assignments

Figure 5. 20-Pin DIP Pin Assignments






Figure 6a. 18-Pin SOIC Pin Assignments

Figure 6b. 20-Pin SOIC Pin Assignments

3-4

■ 9984043 0033246 049




Figure 7. 44-Pin PLCC Pin Assignments




Figure 8. 44-Pin QFP Pin Assignments



# PIN DESCRIPTION (Continued)

Table 1. Pin Identification

| 20-Pin<br>DIP & SOIC # |    | 18-Pin DIP<br>& SOIC# | 44-Pin<br>PLCC# | 44-Pin<br>QFP# | Symbol                   | Direction    | Description                     |
|------------------------|----|-----------------------|-----------------|----------------|--------------------------|--------------|---------------------------------|
| 10                     | 26 |                       | 40              | 23             | P00                      | Input/Output | Port 0 is Nibble Programmable   |
|                        | 27 |                       | 41              | 24             | P01                      | Input/Output | Port 0 can be configured as     |
|                        | 30 |                       | 44              | 27             | P02                      | Input/Output | A15-A8 external program         |
|                        | 34 |                       | 5               | 32             | P03                      | Input/Output | ROM Address Bus.                |
|                        | 5  |                       | 17              | 44             | P04                      | Input/Output | Port 0 can be configured as a   |
|                        | 6  |                       | 18              | 1              | P05                      | Input/Output | mouse/trackball input.          |
|                        | 7  |                       | 19              | 2              | P06                      | Input/Output |                                 |
| 11                     | 10 |                       | 22              | 5              | P07                      | Input/Output |                                 |
|                        | 28 |                       | 42              | 25             | P10                      | Input/Output | Port 1 is byte programmable.    |
|                        | 29 |                       | 43              | 26             | P11                      | Input/Output | Port 1 can be configured as     |
|                        | 32 |                       | 3               | 30             | P12                      | Input/Output | multiplexed A7-A0/D7-D0         |
|                        | 33 |                       | 4               | 31             | P13                      | Input/Output | external program ROM            |
|                        | 8  |                       | 20              | 3              | P14                      | Input/Output | Address/Data Bus.               |
|                        | 9  |                       | 21              | 4              | P15                      | Input/Output |                                 |
|                        | 12 |                       | 25              | 8              | P16                      | Input/Output |                                 |
|                        | 13 |                       | 26              | 9              | P17                      | Input/Output |                                 |
| 17                     | 35 | 15                    | 6               | 33             | P20                      | Input/Output | Port 2 pins are individually    |
| 18                     | 36 | 16                    | 7               | 34             | P21                      | Input/Output | configurable as input or output |
| 19                     | 37 | 17                    | 8               | 35             | P22                      | Input/Output |                                 |
| 20                     | 38 | 18                    | 9               | 36             | P23                      | Input/Output |                                 |
| 1                      | 39 | 1                     | 10              | 37             | P24                      | Input/Output |                                 |
| 2                      | 2  | 2                     | 14              | 41             | P25                      | Input/Output |                                 |
| 3                      | 3  | 3                     | 15              | 42             | P26                      | Input/Output |                                 |
| 4                      | 4  | 4                     | 16              | 43             | P27                      | Input/Output |                                 |
| 8                      | 16 | 8                     | 29              | 12             | P31                      | Input        | IRQ2/Modulator input            |
| 9                      | 17 | 9                     | 30              | 13             | P32                      | Input        | IRQ0                            |
| 12                     | 18 | 10                    | 31              | 14             | P33                      | Input        | IRQ1                            |
| 13                     | 19 | 11                    | 32              | 15             | P34                      | Output       | T8 output                       |
| 14                     | 22 | 12                    | 36              | 19             | P35                      | Output       | T16 output                      |
| 15                     | 24 | 13                    | 38              | 21             | P36                      | Output       | T8/T16 output                   |
|                        | 23 |                       | 37              | 20             | P37                      | Output       |                                 |
|                        | 20 |                       | 33              | 16             | /AS                      | Output       | Address Strobe                  |
|                        | 40 |                       | 11              | 38             | /DS                      | Output       | Data Strobe                     |
|                        | 1  |                       | 13              | 40             | R//W                     | Output       | Read/Write                      |
| _                      | 21 | _                     | 35              | 18             | /RESET                   | Input        | Reset                           |
| 7                      | 15 | 7                     | 28              | 11             | XTAL1                    | Input        | Crystal, Oscillator Clock       |
| 6                      | 14 | 6                     | 27              | 10             | XTAL2                    | Output       | Crystal, Oscillator Clock       |
| 5                      | 11 | 5                     | 23, 24          | 6, 7           | V <sub>DD</sub>          |              | Power Supply                    |
| 16                     | 31 | 14                    | 1, 2, 34        | 17, 28, 29     | V <sub>ss</sub><br>Pref1 |              | Ground                          |
|                        | 25 |                       | 39              | 22             |                          | Input        | Comparator 1 Reference          |
|                        |    |                       | 12              | 39             | R//RL                    |              | ROM//ROMIess                    |



## **FUNCTIONAL DESCRIPTION**

**/DS** (Output, active Low). Data Strobe is activated once for each external memory transfer. For a READ operation, data must be available prior to the trailing edge of /DS. For WRITE operations, the falling edge of /DS indicates that output data is valid.

/AS (Output, active Low). Address Strobe is pulsed once at the beginning of each machine cycle. Address output is through Port O/Port 1 for all external programs. Memory address transfers are valid at the trailing edge of /AS. Under program control, /AS is placed in the high-impedance state along with Ports 0 and 1, Data Strobe, and Read/Write.

**XTAL1** Crystal 1 (time-based input). This pin connects a parallel-resonant crystal, ceramic resonator, LC, or RC network or an external single-phase clock to the on-chip oscillator input.

**XTAL2** Crystal 2 (time-based output). This pin connects a parallel-resonant, crystal, ceramic resonant, LC, or RC network to the on-chip oscillator output.

**R//W** Read/Write (output, write Low). The R//W signal is Low when the CCP is writing to the external program or data memory.

**R//RL** (output, write Low). This pin, when connected to GND, disables the internal ROM and forces the device to function as a ROMless Z8. (Note that, when left unconnected or pulled high to  $V_{\rm cc}$ , the part functions normally as a Z8 ROM version.)

**Port 0** (*P07-P00*). Port 0 is an 8-bit, bi-directional, CMOS compatible port. These eight I/O lines are configured under software control as a nibble I/O port, or as an address port for interfacing external memory. The output drivers are push-pull. Port 0 is placed under handshake control. In this configuration, Port 3, lines P32 and P35 are used as the handshake control /DAVO and RDYO. Handshake signal direction is dictated by the I/O direction to Port 0 of the upper nibble P07-P04. The lower nibble must have the same direction as the upper nibble.

For external memory references, Port 0 can provide address bits A11-A8 (lower nibble) or A15-A8 (lower and upper nibble) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as I/O while the lower nibble is used for addressing. If one or both nibbles are needed for I/O operation, they must be configured by writing to the Port 0 mode register. After a hardware reset, Port 0 is configured as an input port.


Port 0 is set in the high-impedance mode if selected as an address output state along with Port 1 and the control signals /AS, /DS, and R/W (Figure 9).

Port 00-03 can be programmed to allow direct interface to mouse/trackball IR sensors. POIM, DI, DO = 11 will enable the trip Point Buffers on these inputs.

An optional 200 kOhms pull-up is available as a mask option on all bits for the L72 versions and on P00 and P07 only for the L71 version.

These pull-ups are disabled when configured (bit by bit) as an output.





\*\*\* Refer to the Z86C17 specification for application information in utilizing these inputs in a mouse or trackball application.

Figure 9. Port 0 Configuration

Port 1 (P17-P10). Port 1 is a multiplexed Address (A7-A0) and Data (D7-D0), CMOS compatible port. Port 1 is dedicated to the Zilog ZBus®-compatible memory interface. The operations of Port 1 are supported by the Address Strobe (/AS) and Data Strobe (/DS) lines, and by the Read/Write (R/W) and Data Memory (/DM) control lines. Data memory read/write operations are done through this port

(Figure 10). If more than 256 external locations are required, Port 0 outputs the additional lines.

Port 1 can be placed in the high-impedance state along with Port 0, /AS, /DS, and R//W, allowing the Z86L7X to share common resources in multiprocessor and DMA applications.




Figure 10. Port 1 Configuration



**Port 2** (*P27-P20*). Port 2 is an 8-bit, bi-directional, CMOS compatible I/O port. These eight I/O lines can be independently configured under software control as inputs or outputs. Port 2 is always available for I/O operation. A mask option is available to connect eight 200 kOhms (±50%) pull-up resistors on this port. Bits programmed as outputs are globally programmed as either push-pull or open-drain. Port 2 may be placed under handshake control. In this configuration, Port 3 lines, P31 and P36 are used as the handshake controls lines /DAV2 and RDY2. The

handshake signal assignment for Port 3, lines P31 and P36 is dictated by the direction (input or output) assigned to Bit 7, Port 2 (Figure 11). The CCP wakes up with the eight bits of Port 2 configured as inputs with open-drain outputs.

Port 2 also has an 8-bit input OR and an AND gate which can be used to wake up the part (Figure 38). P20 can be programmed to access the edge selection circuitry (Figure 20).




Figure 11. Port 2 Configuration

**Port 3** (*P37-P31*). Port 3 is a 7-bit, CMOS compatible three fixed input and four fixed output port. Port 3 consists of three fixed input (P33-P31) and four fixed output (P37-P34), and can be configured under software control for Input/Output, Interrupt, Port handshake, Data Memory functions and output from the counter/timers. P31, P32, and P33 are standard CMOS inputs; outputs are push-pull, except for P34, 35 which are controlled by P3M, D0.

Two on-board comparators process analog signals on P31 and P32 with reference to the voltage on Pref1 and P33. The analog function is enabled by programming the Port 3 Mode Register (bit 1). P31 and P32 are programmable as rising, falling, or both edge triggered interrupts (IRQ register bits 6 and 7). Pref1 and P33 are the compara-

tor reference voltage inputs. Access to the edge detection circuit is through P31 or P20. Handshake lines Ports 0, 1, and 2 are available on P31 through P36. Pref2 (P33) will be in common to both comparators for versions L70/L71/75/76 and separate for versions L72.

Port 3 provides the following control functions: handshake for Ports 0, 1, and 2 (/DAV and RDY); four external interrupt request signals (IRQ3-IRQ0); Data Memory Select (/DM) (Table 4).

Port 3 also provides output for each of the counter/timers and the AND/OR Logic. Control is performed by programming bits D5-D4 of CTRI, bit 0 of CTR0 and bit 0 of CTR2.

Table 4. Pin Assignments

| Pin   | 1/0 | С/Т   | Comp. | Int. | P0 HS | P1 HS | P2 HS | Ext |
|-------|-----|-------|-------|------|-------|-------|-------|-----|
| Pref1 | IN. |       | RF1   |      |       |       |       |     |
| P31   | IN  | ISP   | AN1   | IRQ2 |       |       | D/R   |     |
| P32   | IN  |       | AN2   | IRQ0 | D/R   |       |       |     |
| P33   | IN  |       | RF2   | IRQ1 |       | D/R   |       |     |
| P34   | OUT | T8    | A01   |      |       | R/D   | 1000  | DM  |
| P35   | OUT | T16   |       |      | R/D   |       |       |     |
| P36   | OUT | T8/16 |       |      |       |       | R/D   |     |
| P37   | OUT |       | A02   |      |       |       |       |     |
| P00   | 1/0 |       |       |      |       |       |       |     |

#### Notes:

HS = Handshake Signals

D = /DAV


R = RDY

Comparator Inputs. Port 3, P31 and P32 all have a comparator front end. The comparator reference voltages are on P33 and Pref1. The internal P33 register and its corresponding IRQ1 is connected to the Stop-Mode Recovery source selected by the SMR. In this mode, any of the Stop-Mode Recovery sources can be used to toggle the P33 bit or generate IRQ1. In digital mode, P33 can be used as a Port 3 register input or IRQ1 for P33 (Figure 13).

**Comparator Outputs.** These may be programmed to be outputted on P34 and P37 through the PCON register (Figure 12).

/RESET (Input, active Low). Initializes the MCU. Reset is accomplished either through Power-On, Watch-Dog Timer, Stop-Mode Recovery, Low Voltage detection, or external reset. During Power-On Reset and Watch-Dog Timer Reset, the internally generated reset drives the reset pin Low for the POR time. Any devices driving the reset line should be open-drain in order to avoid damage from a possible conflict during reset conditions. Pull-up is provided internally. There is no condition internal to the L7X that will not allow an external reset to occur.





- \* Reset condition.
- \*\* Available only on L72 and L76 versions. REF2 available only on L70 and L71.

Figure 12. Port 3 Configuration

After the POR time, /RESET is a Schmitt-triggered input. To avoid asynchronous and noisy reset problems, the Z86L7X is equipped with a reset filter of four external clocks (4TpC). If the external reset signal is less than 4TpC in duration, no reset occurs. On the fifth clock after the reset is detected, an internal RST signal is latched and held for an internal register count of 18 external clocks, or for the duration of the external reset, whichever is longer.

During the reset cycle, /DS is held active Low while /AS cycles at a rate of TpC/2. Program execution begins at location 000CH, 5-10 TpC cycles after the RST is released. For Power-On Reset, the typical reset output time is 5 ms. The Z86L7X does not reset WDTMR, SMR, P2M, or P3M registers on a Stop-Mode Recovery operation.




Figure 13. Port 3 Configuration






Figure 14. Port 3 Configuration



The Z8 CCP incorporates special functions to enhance the Z8's functionality in consumer and battery operated applications

Reset. The device is reset in one of the following conditions:

- Power-On Reset
- Watch-Dog Timer
- Stop-Mode Recovery Source
- Low Voltage Detection
- External Reset (Z86L72,76 and E72 only)

**Program Memory.** The Z86L7X addresses up to 2K, 4K, 8K, and 16 Kbytes of internal program memory, with the remainder being external memory (Figure 15). The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain five 16-bit vectors that correspond to the five available interrupts. Addresses 12 to 2K, 4K, 8K, 12K or 16K (dependent on version) consist of on-chip mask-programmed ROM. At addresses 16K and greater, the Z86L72/76 executes external program memory fetches (refer to external memory timing specifications).

Note: The Z86L76 will not work on accesses between 12K and 16K but will access external memory only above 16K as described above.

**RAM.** The Z86L72 and L76 and versions have 768-byte RAM. 256 of them are in the register file. The other 512 bytes are mapped into the External ROM address between 65023 through 65535. Accessing the 512 bytes is accomplished through the LDE instructions.

Note: This additional 512 bytes of RAM may also be utilized for instruction code memory.




Figure 15. Program Memory Map






Figure 16. Data Memory Map

**External Data Memory** (/DM). The Z86L7X addresses up to 48K, 52K, 56K, 60K or 62 Kbytes of external data memory beginning at location 000CH (Figure 16). External data memory is included with, or separated from, the external program memory space. /DM, an optional I/O function that is programmed to appear on P34, is used to distinguish between data and program memory space. The state of the /DM signal is controlled by the type of instruction being executed. An LDC opcode references PROGRAM (/DM inactive) memory, and an LDE instruction references data (/DM active Low) memory.

**Expanded Register File.** The register file has been expanded to allow for additional system control registers, and for mapping of additional peripheral devices along with I/O ports into the register address area. The Z8 register address space R0 through R15 has now been implemented as 16 groups of 16 registers per group. These register groups are known as the ERF (Expanded Register File). Bits 7-4 of register RP select the working register group. Bits 3-0 of register RP select the expanded register group (Figure 17).

The upper nibble of the register pointer (Figure 19) selects which group of 16 bytes in the register file, out of the full 256, will be accessed. The lower nibble selects the expanded register file bank and, in the case of the Z86L70/71/72/75/76, Banks F and D are implemented. A 0H in the lower nibble will allow the normal register file to be addressed, but any other value from 1H to FH will exchange the lower 16 registers in favor of an expanded register group of 16 registers.

#### For example:

Z86L71: (See Figure 17)

R253 RP = 00H R0 = Port 0 R1 = Port 1 R2 = Port 2 R3 = Port 3

But if:

וח

R253 RP = 0DH R0 = CTRL0 R1 = CTRL1 R2 = CTRL2 R3 = Reserved

RP #ODH

The counter/timers are mapped into ERF group D. Access is easily done using the following example:

Select FRF D for access and

| LU | πουι     | Delect Elli Diel access and    |
|----|----------|--------------------------------|
|    |          | register Bank 0 as             |
|    |          | the working register group     |
| LD | R0,#xx   | access CTRL0                   |
| LD | 1, #xx   | access CTRL1                   |
| LD | RP, #7DH | Select expanded register group |
|    | ,        | (ERF) group D for access and   |
|    |          | register Bank 7 as the working |
|    |          | register bank                  |
| LD | R1, 2    | CTRL2 → register 71H           |
|    |          |                                |

## **Z8® STANDARD CONTROL REGISTERS** RESET CONDITION REGISTER\*\* REGISTER POINTER FF SPL





Figure 17. Expanded Register File Architecture

3-17





Default setting after RESET = 00000000

Figure 18. Register Pointer Register

Register File. The register file consists of four I/O port registers, 124, 256, or 768 general-purpose registers with 15 control and status registers (R3-R0, R239-R4, and R255-R240, respectively), plus three Expanded Register Groups (0, D, and F) which reside in the expanded register group. Instructions can access registers directly or indirectly through an 8-bit address field. This allows a short, 4-bit register address using the Register Pointer (Figure 19). In the 4-bit mode, the register file is divided into 16 working register groups, each occupying 16 continuous locations. The Register Pointer addresses the starting location of the active working register group.

**Note:** Register Bank E0-EF is only accessed through working registers and indirect addressing modes.

**Stack.** The Z86L7X external data memory or the internal register file is used for the stack. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the general-purpose registers (R4-R112/239/748). SPH is used as a general-purpose register only when using internal stacks.

**Note:** When SPH is used as a general-purpose register and Port 0 is in address mode, the contents of SPH will be loaded into Port 0 whenever the internal stack is accessed.




Figure 19. Register Pointer

# **COUNTER/TIMER REGISTER DESCRIPTION**

| Expanded Register Group D |          |        |          |  |
|---------------------------|----------|--------|----------|--|
| (D)%0C                    | Reserved | (D)%05 | TC8H     |  |
| (D)%0B                    | HI8      | (D)%04 | TC8L     |  |
| (D)%0A                    | LO8      | (D)%03 | Reserved |  |
| (D)%09                    | HI16     | (D)%02 | CTR2     |  |
| (D)%08                    | LO16     | (D)%01 | CTR1     |  |
| (D)%07                    | TC16H    | (D)%00 | CTR0     |  |
| (D)%06                    | TC16L    |        |          |  |

# **Register Description**

HI8(D)%0B: Holds the captured data from the output of the 8-bit Counter/Timer0. This register is typically used to hold the number of counts when the input signal is 1.

| Field         | Bit Position |   | Value | Description   |
|---------------|--------------|---|-------|---------------|
| T8_Capture_HI | 76543210     | R |       | Captured Data |
|               |              | W |       | No Effect     |

L08(D)%0A: Holds the captured data from the output of the 8-bit Counter/Timer0. This register is typically used to hold the number of counts when the input signal is 0.

| Field         | Bit Position | 1 | Value | Description   |  |
|---------------|--------------|---|-------|---------------|--|
| T8_Capture_L0 | 76543210     | R |       | Captured Data |  |
|               |              | W |       | No Effect     |  |

**HI16(D)%09:** Holds the captured data from the output of the 16-bit Counter/Timer16. This register holds the MS-Byte of the data.

| Field          | Bit Position |        | Value | Description                |  |
|----------------|--------------|--------|-------|----------------------------|--|
| T16_Capture_HI | .0313210     | R<br>W |       | Captured Data<br>No Effect |  |

**L016(D)%08:** Holds the captured data from the output of the 16-bit Counter/Timer16. This register holds the LS-Byte of the data.

| Field          | Bit Position | 1 | Value | Description   |  |
|----------------|--------------|---|-------|---------------|--|
| T16_Capture_LO | 76543210     | R |       | Captured Data |  |
|                |              | W |       | No Effect     |  |



# **COUNTER/TIMER REGISTER DESCRIPTION** (Continued)

TC16H(D)%07: Counter/Timer2 MS-Byte Hold Register.

| Field       | Bit Position | Value | Description |
|-------------|--------------|-------|-------------|
| T16_Data_HI | 76543210 R/W |       | Data        |

TC16L(D)%06: Counter/Timer2 LS-Byte Hold Register.

| Field       | Bit Position | Value | Description |  |
|-------------|--------------|-------|-------------|--|
| T16_Data_LO | 76543210 R/W |       | Data        |  |

TC8H(D)%05: Counter/Timer8 High Hold Register.

| Field       | Bit Position | Value | Description |
|-------------|--------------|-------|-------------|
| T8_Level_HI | 76543210 R/W |       | Data        |

TC8L(D)%04: Counter/Timer8 Low Hold Register.

| Field       | Bit Position | Value | Description |  |
|-------------|--------------|-------|-------------|--|
| T8_Level_LO | 76543210 R/W |       | Data        |  |

CTR0 (D)00: Counter/Timer8 Control Register.

| Field            | <b>Bit Position</b> |     | Value | Description               |
|------------------|---------------------|-----|-------|---------------------------|
| T8_Enable        | 7                   | R   | 0*    | Counter Disabled          |
| _                |                     |     | 1     | Counter Enabled           |
|                  |                     | W   | 0     | Stop Counter              |
|                  |                     |     | 1     | Enable Counter            |
| Single/Modulo-N  | -6                  | R/W | 0*    | Modulo-N                  |
| <b>5</b> ,       |                     |     | 1     | Single Pass               |
| Time_Out         | 5                   | R   | 0     | No Counter Time-Out       |
| _                |                     |     | 1     | Counter Time-Out Occurred |
|                  |                     | W   | 0     | No Effect                 |
|                  |                     |     | 1     | Reset Flag to 0           |
| T8 _Clock        | 43                  | R/W | 0.0*  | SCLK                      |
| -                |                     |     | 0 1   | SCLK/2                    |
|                  |                     |     | 10    | SCLK/4                    |
|                  |                     |     | 1 1   | SCLK/8                    |
| Capture_INT_MASK | 2                   | R/W | 0     | Disable Data Capture Int. |
| , – <b>–</b>     |                     |     | 1     | Enable Data Capture Int.  |
| Counter_INT_Mask | 1-                  | R/W | 0     | Disable Time-Out Int.     |
|                  |                     |     | 1     | Enable Time-Out Int.      |
| P34_Out          | 0                   | R/W | 0     | P34 as Port Output        |
|                  |                     |     | 1     | T8 Output on P34          |

#### Notes

3-20

<sup>\*</sup> Indicates the value upon Power-On Reset.

CTR0: Counter/Timer8 Control Register Description

T8 Enable. This field enables T8 when set (written) to 1.

**Single/Modulo-N.** When set to 0 (modulo-n), the counter reloads the initial value when the terminal count is reached. When set to 1 (single pass), the counter stops when the terminal count is reached.

**Time-Out.** This bit is set when T8 times out (terminal count reached). To reset this bit, a 1 should be written to this location. **This is the only way to reset this status condition, therefore, care should be taken to reset this bit prior to using/enabling the counter/timers.** 

#### Note:

Care must be taken when utilizing the OR or AND commands to manipulate CTR0, bit 5 and CTR1, bits 0 and 1 (Demodulation Mode). These instructions use a Read-

Modify-Write sequence in which the current status from the CTR0 and CTR1 registers will be ORed or ANDed with the designated value and then written back into the registers. Example: When the status of bit 5 is 1, a reset condition will occur.

**T8 Clock.** Defines the frequency of the input signal to T8.

**Capture\_INT\_Mask.** Set this bit to allow interrupt when data is captured into either LO8 or HI8 upon a positive or negative edge detection in demodulation mode.

**Counter\_INT\_Mask.** Set this bit to allow interrupt when T8 has a time out.

**P34\_Out.** This bit defines whether P34 is used as a normal output pin or the T8 output.



# **COUNTER/TIMER REGISTER DESCRIPTION** (Continued)

CTR1(D)%01: Controls the functions in common with the T8 and T16.

| Field             | Bit Position |     | Value       | Description            |
|-------------------|--------------|-----|-------------|------------------------|
| Mode              | 7            | R/W | 0           | Transmit Mode          |
|                   |              |     | 1           | Demodulation Mode      |
| P36_Out/          | -6           | R/W | <del></del> | Transmit Mode          |
| Demodulator_Input | -            |     | 0           | Port Output            |
|                   |              |     | 1           | T8/T16 Output          |
|                   |              |     |             | Demodulation Mode      |
|                   |              |     | 0           | P31                    |
|                   |              |     | 1           | P20                    |
| T8/T16_Logic/     | 54           | R/W |             | Transmit Mode          |
| Edge _Detect      |              |     | 00          | AND                    |
| -                 |              |     | 01          | OR                     |
|                   |              |     | 10          | NOR                    |
|                   |              |     | 11          | NAND                   |
|                   |              |     |             | Demodulation Mode      |
|                   |              |     | 00          | Falling Edge           |
|                   |              |     | 01          | Rising Edge            |
|                   |              |     | 10          | Both Edges             |
|                   |              |     | 11          | Reserved               |
| Transmit_Submode/ | 32           | R/W |             | Transmit Mode          |
| Glitch_Filter     |              |     | 00          | Normal Operation       |
|                   |              |     | 01          | Ping-Pong Mode         |
|                   |              |     | 10          | $T16\_Out = 0$         |
|                   |              |     | 11          | $T16_Out = 1$          |
|                   |              |     |             | Demodulation Mode      |
|                   |              |     | 00          | No Filter              |
|                   |              |     | 01          | 4 SCLK Cycle           |
|                   |              |     | 10          | 8 SCLK Cycle           |
|                   |              |     | 11          | 16 SCLK Cycle          |
| Initial_T8_Out/   | 1-           |     |             | Transmit Mode          |
| Rising_Edge       |              | R/W | 0           | T8_OUT is 0 Initially  |
|                   |              |     | 1           | T8_OUT is 1 Initially  |
|                   |              |     |             | Demodulation Mode      |
|                   |              | R   | 0           | No Rising Edge         |
|                   |              |     | 1           | Rising Edge Detected   |
|                   |              | W   | 0           | No Effect              |
|                   |              |     | 1           | Reset Flag to 0        |
| Initial_T16_Out/  | 0            | D.4 | ^           | Transmit Mode          |
| Falling _Edge     |              | R/W | 0           | T16_OUT is 0 Initially |
|                   |              |     | 1           | T16_OUT is 1 Initially |
|                   |              | _   | •           | Demodulation Mode      |
|                   |              | R   | 0           | No Falling Edge        |
|                   |              |     | 1           | Falling Edge Detected  |
|                   |              | W   | 0           | No Effect              |
|                   |              |     | 1           | Reset Flag to 0        |

#### **CTR1 Register Description**

Mode. If it is 0, the Counter/Timers are in the transmit mode, otherwise they are in the demodulation mode.

P36 Out/Demodulator\_Input. In Transmit Mode, this bit defines whether P36 is used as a normal output pin or the combined output of T8 and T16.

In Demodulation Mode, this bit defines whether the input signal to the Counter/Timers is from P20 or P31.

T8/T16\_Logic/Edge \_Detect. In Transmit Mode, this field defines how the outputs of T8 and T16 are combined (AND, OR, NOR, NAND).

In Demodulation Mode, this field defines which edge should be detected by the edge detector.

Transmit\_Submode/Glitch Filter. In Transmit Mode, this field defines whether T8 and T16 are in the "Ping-Pong" mode or in independent normal operation mode. Setting this field to "Normal Operation Mode" terminates the "Ping-Pong Mode" operation. When set to 1, T16 is immediately functional and can cause interrupts. The output is forced to a 0. When set to 11, T16 is immediately forced to a 1.

In Demodulation Mode, this field defines the width of the glitch that should be filtered out.

Initial\_T8\_Out/Rising\_Edge. In Transmit Mode, if 0, the output of T8 is set to 0 when it starts to count. If 1, the output of T8 is set to 1 when it starts to count.

In Demodulation Mode, this bit is set to 1 when a rising edge is detected in the input signal. In order to reset it, a 1 should be written to this location.

Initial T16 Out/Falling Edge. In Transmit Mode, if it is 0, the output of T16 is set to 0 when it starts to count. If it is 1, the output of T16 is set to 1 when it starts to count. This bit is effective only in Normal or Ping-Pong Mode (CTR1, D3,

In Demodulation Mode, this bit is set to 1 when a falling edge is detected in the input signal. In order to reset it, a 1 should be written to this location.



## **COUNTER/TIMER REGISTER DESCRIPTION** (Continued)

CTR2 (D)%02: Counter/Timer16 Control Register.

| Field            | Bit Position |     | Value | Description                 |
|------------------|--------------|-----|-------|-----------------------------|
| T16_Enable       | 7            | R   | 0*    | Counter Disabled            |
| _                |              |     | 1     | Counter Enabled             |
|                  |              | W   | 0     | Stop Counter                |
|                  |              |     | 1     | Enable Counter              |
| Submode          | -6           | R/W |       | Transmit Mode               |
|                  |              |     | 0     | Modulo-N                    |
|                  |              |     | 1     | Single Pass                 |
|                  |              |     |       | Demodulation Mode           |
|                  |              |     | 0     | T16 Recognizes Edge         |
|                  |              |     | 1     | T16 Does Not Recognize Edge |
| Time_Out         | 5            | R   | 0     | No Counter Time-Out         |
|                  |              |     | 1     | Counter Time-Out Occurred   |
|                  |              | W   | 0     | No Effect                   |
|                  |              |     | 1     | Reset Flag to 0             |
| T16 _Clock       | 43           | R/W | 00    | SCLK                        |
|                  |              |     | 01    | SCLK/2                      |
|                  |              |     | 10    | SCLK/4                      |
|                  |              |     | 11    | SCLK/8                      |
| Capture_INT_Mask | 2            | R/W | 0     | Disable Data Capture Int.   |
|                  |              |     | 1     | Enable Data Capture Int.    |
| Counter_INT_Mask | 1-           | R/W | 0     | Disable Time-Out Int.       |
|                  |              |     | 1     | Enable Time-Out Int.        |
| P35_Out          | 0            | R/W | 0     | P35 as Port Output          |
|                  |              |     | 1     | T16 Output on P35           |

#### Notes:

#### **CTR2** Description

T16\_Enable. This field enables T16 when set to 1.

**Single/Modulo-N.** In Transmit Mode, when set to 0, the counter reloads the initial value when terminal count is reached. When set to 1, the counter stops when the terminal count is reached.

In Demodulation Mode, when set to 0, T16 captures and reloads on detection of all the edges; when set to 1, T16 captures and detects on the first edge, but ignores the subsequent edges. For details, see the description of T16 Demodulation Mode.

**Time\_Out.** This bit is set when T16 times out (terminal count reached). In order to reset it, a 1 should be written to this location.

**T16\_Clock.** Defines the frequency of the input signal to Counter/Timer16.

**Capture\_INT\_Mask.** Set this bit to allow interrupt when data is captured into LO16 and HI16.

**Counter\_INT\_Mask.** Set this bit to allow interrupt when T16 times out.

**P35\_Out.** This bit defines whether P35 is used as a normal output pin or T16 output.

<sup>\*</sup> Indicates the value upon Power-On Reset.

SMR2(F)%0D: Stop-Mode Recovery Register 2.

| Field          | Bit Position |   | Value | Description                |
|----------------|--------------|---|-------|----------------------------|
| Reserved       | 7            |   | 0     | Reserved (Must be 0)       |
| Recovery Level | -6           | W | 0*    | Low                        |
|                |              |   | 1     | High                       |
| Reserved       | 5            |   | 0     | Reserved (Must be 0)       |
| Source         | 432          | W | 000*  | A. POR Only                |
|                |              |   | 001   | B. NAND of P23-P20         |
|                |              |   | 010   | C. NAND or P27-P20         |
|                |              |   | 011   | D. NOR of P33-P31          |
|                |              |   | 100   | E. NAND of P33-P31         |
|                |              |   | 101   | F. NOR of P33-P31, P00,P07 |
|                |              |   | 110   | G, NAND of P33-P31,P00,P07 |
|                |              |   | 111   | H. NAND of P33-P31,P22-P20 |
| Reserved       | 10           |   | 00    | Reserved (Must be 0)       |

#### Notes:

Port pins configured as outputs are ignored as an SMR2 recover source. For example, if NAND of P23-P20 is selected as the recover source and P20 is configured as

output, then P20 is ignored as a recover source. The effective recover source in this case is NAND of P23-P21.

<sup>\*</sup> Indicates the value upon Power-On Reset.



Counter/Timer Functional Blocks




Figure 20. Glitch Filter Circuitry




Figure 21. 8-bit Counter/Timer Circuits

#### **Input Circuit**

The edge detector monitors the input signal on P31 or P21. Based on CTR1 D5-D4, a pulse is generated at the Pos Edge or Neg Edge line when an edge is detected. Glitches in the input signal which have a width less than specified (CTR1 D3, D2) are filtered out.

#### **T8 Transmit Mode**

When T8 is enabled, the output of T8 depends on CTR1, D1. If it is 0, T8 OUT is 1. If it is 1, T8\_OUT is 0.

When T8 is enabled, the output T8\_OUT switches to the initial value (CTR1 D1). If the initial value (CTR1 D1) is 0, TC8L is loaded, otherwise TC8H is loaded into the counter. In Single-Pass Mode (CTR0 D6), T8 counts down to 0 and stops, T8\_OUT toggles, the time-out status bit (CTR0 D5) is set, and a time-out interrupt can be generated if it is enabled (CTR0 D1) (Figure 22). In Modulo-N Mode, upon reaching terminal count, T8\_OUT is toggled, but no interrupt is generated. Then T8 loads a new count (if the T8\_OUT level now is 0), TC8L is loaded; if it is 1, TC8H is loaded. T8 counts down to 0, toggles T8\_OUT, sets the

time-out status bit (CTR0 D5) and generates an interrupt if enabled (CTR0 D1) (Figure 23). This completes one cycle. T8 then loads from TC8H or TC8L according to the T8\_OUT level, and repeats the cycle.

The user can modify the values in TC8H or TC8L at any time. The new values take effect when they are loaded. Care must be taken not to write these registers at the time the values are to be loaded into the counter/timer, to ensure known operation. *An initial count of 1 is not allowed (a non-function will occur)*. An initial count of 0 will cause TC8 to count from 0 to %FF to %FE (Note, % is used for hexadecimal values). Transition from 0 to %FF is not a time-out condition.

#### Note:

Using the same instructions for stopping the counter/ timers and setting the status bits is not recommended. Two successive commands, first stopping the counter/

Two successive commands, first stopping the counter/timers, then resetting the status bits is necessary. This is required because it takes one counter/timer clock interval for the initiated event to actually occur.




Figure 22. T8\_OUT in Single-Pass Mode




Figure 23. T8\_OUT in Modulo-N Mode



#### T8 Demodulation Mode

The user should program TC8L and TC8H to %FF. After T8 is enabled, when the first edge (rising, falling, or both depending on CTR1 D5, D4) is detected, it starts to count down. When a subsequent edge (rising, falling, or both depending on CTR1 D5, D4) is detected during counting, the current value of T8 is one's complemented and put into one of the capture registers. If it is a positive edge, data is

put into LO8, if negative edge, HI8. One of the edge detect status bits (CTR1 D1, D0) is set, and an interrupt can be generated if enabled (CTR0 D2). Meanwhile, T8 is loaded with %FF and starts counting again. Should T8 reach 0, the time-out status bit (CTR0 D5) is set, an interrupt can be generated if enabled (CTR0 D1), and T8 continues counting from %FF (Figure 24).




Figure 24. Demodulation Mode Count Capture Flowchart




Figure 25. Transmit Mode Flowchart

💌 9984043 DD33271 2T4 💌






Figure 26. Demodulation Mode Flowchart




Figure 27. 16-bit Counter/Timer Circuits

#### T16 Transmit Mode

In Normal or Ping-Pong Mode, the output of T16 when not enabled is dependent on CTR1, D0. If it is a 0, T16\_OUT is a 1; if it is a 1, T16\_OUT is 0. The user can force the output of T16 to either a 0 or 1 whether it is enabled or not by programming CTR1 D3, D2 to a 10 or 11.

When T16 is enabled, TC16H \* 256 + TC16L is loaded, and T16 OUT is switched to its initial value (CTR1 D0). When T16 counts down to 0, T16\_OUT is toggled (in Normal or Ping-Pong Mode), an interrupt is generated if enabled (CTR2 D1), and a status bit (CTR2 D5) is set. Note that global interrupts will override this function as described in the interrupts section. If T16 is in Single-Pass Mode, it is stopped at this point. If it is in Modulo-N Mode, it is loaded with TC16H \* 256 + TC16L and the counting continues.

The user can modify the values in TC16H and TC16L at any time. The new values take effect when they are loaded. Care must be taken not to load these registers at the time the values are to be loaded into the counter/timer, to ensure known operation. An initial count of 1 is not allowed. An initial count of 0 will cause T16 to count from 0 to %FF FF to %FFFE. Transition from 0 to %FFFF is not a time-out condition.






Figure 28. T16\_OUT in Single-Pass Mode




Figure 29. T16\_OUT in Modulo-N Mode

#### T16 Demodulation Mode

The user should program TC16L and TC16H to %FF. After T16 is enabled, when the first edge (rising, falling, or both depending on CTR1 D5, D4) is detected, T16 captures H116 and LO16 and then reloads.

If D6 of CTR2 is 0: When a subsequent edge (rising, falling, or both depending on CTR1 D5, D4) is detected during counting, the current count in T16 is one's complemented and put into HI16 and LO16. When data is captured, one of the edge detect status bits (CTR1 D1, D0) is set and an interrupt is generated if enabled (CTR2 D2). T16 is loaded with %FFFF and starts again.

If D6 of CTR2 is 1: T16 ignores the subsequent edges in the input signal and continues counting down. A time out of T8 will cause T16 to capture its current value and generate an interrupt if enabled (CTR2, D2). In this case, T16 does not reload and continues counting. If D6 bit of CTR2 is toggled (by writing a 0 then a 1 to it), T16 will capture and reload on the next edge (rising, falling, or both depending on CTR1 D5, D4) but continue to ignore subsequent edges.

Should T16 reach 0, it continues counting from %FFFF; meanwhile, a status bit (CTR2 D5) is set and an interrupt time-out can be generated if enabled (CTR2 D1).



## **Ping-Pong Mode**

This operation mode is only valid in Transmit Mode. T8 and T16 need to be programmed in Single-Pass Mode (CTR0 D6, CTR2 D6) and Ping-Pong Mode needs to be programmed in CTR1 D3, D2. The user can begin the operation by enabling either T8 or T16 (CTR0 D1 or CTR2 D7). For example, if T8 is enabled, T8\_OUT is set to this initial value (CTR1 D1). According to T8\_OUT's level, TC8H or TC8L is loaded into T8. After the terminal count is reached, T8 is disabled and T16 is enabled. T16\_OUT switches to its initial value (CTR1 D0), data from TC16H and TC16L is loaded, and T16 starts to count. After T16 reaches the

terminal count it stops, T8 is enabled again, and the whole cycle repeats. Interrupts can be allowed when T8 or T16 reaches terminal control (CTR0 D1, CTR2 D1). To stop the Ping-Pong operation, write 00 to bits D3 and D2 of CTR1.

#### Note:

Enabling Ping-Pong operation while the counter/timers are running may cause intermittent counter/timer function. Disable the counter/timers, then reset the status flags prior to instituting this operation.




Figure 30. Ping-Pong Mode

## To initiate Ping-Pong Mode

First, make sure both counter/timers are not running. Then set T8 into Single-Pass Mode (CTR0 D6), set T16 into Single-Pass Mode (CTR2 D6), and set Ping-Pong Mode (CTR1 D2, D3). These instructions do not have to be in any particular order. Finally, start Ping-Pong Mode by enabling either T8 (CTR0 D7) or T16 (CTR2 D7).

#### **During Ping-Pong Mode**

The enable bits of T8 and T16 (CTR0 D7, CTR2 D7) will be cleared by hardware. The time-out bits (CTR0 D5, CTR2 D5) will be set every time the counter/timers reach the terminal count.



#### To Terminate Ping-Pong Mode

Change Transmit Mode to Normal Mode (CTR1 D2, D3). Notice that Ping-Pong Mode is not actually stopped until one of the timer/counter's time-out. Before the actual termination of Ping-Pong Mode, the user should not change

the value of CTR0 or CTR2, except for resetting the timeout status bit. Here is an example for terminating Ping-Pong Mode safely:

| loop_a: | or       | CTR0,#%20                          | reset T8 time-out status bit  |
|---------|----------|------------------------------------|---|
| юор_а.  | tm<br>jr | CTR0,#%20<br>z,loop_a              | ;wait until T8 times-out  |
|         | ld       | CTR1,#00000000b                    | ;change to Normal Mode  |
| loop_b: | or       | CTR2,#%20                          | reset T16 time-out status bit   |
|         | tm<br>jr | CTR2,#%20<br>z,loop_b              | ;wait until T16 times-out   |
|         | ld<br>ld | CTR0,#00100000b<br>CTR2,#00100000b | ;now Ping-Pong Mode is actually<br>;terminated and user can re-program T8<br>;and T16 |




Figure 31. T8\_OUT and T16\_OUT in Ping-Pong Mode




Figure 32. Output Circuit

**Interrupts.** The Z86L7X has five different interrupts. The interrupts are maskable and prioritized (Figure 33). The five sources are divided as follows: three sources are claimed by Port 3 lines P33-P31, the remaining two by the

counter/timers (Table 5). The Interrupt Mask Register globally or individually enables or disables the five interrupt requests.




Figure 33. Interrupt Block Diagram

💌 9984043 0033277 712 🗺

3-35



Table 5. Interrupt Types, Sources, and Vectors

| Name  | Source                       | Vector Location | Comments                                      |
|-------|------------------------------|-----------------|---|
| IRQ0  | /DAV0, IRQ0                  | 0, 1            | External (P32), Rising Falling Edge Triggered |
| IRQ1. | IRQ1                         | 2, 3            | External (P33), Falling Edge Triggered        |
| IRQ2  | /DAV2, IRQ2, T <sub>IN</sub> | 4, 5            | External (P31), Rising Falling Edge Triggered |
| IRQ3  | T16                          | 6, 7            | Internal                                      |
| IRQ4  | T8                           | 8, 9            | Internal                                      |

When more than one interrupt is pending, priorities are resolved by a programmable priority encoder controlled by the Interrupt Priority register. An interrupt machine cycle is activated when an interrupt request is granted. This disables all subsequent interrupts, saves the Program Counter and Status Flags, and then branches to the program memory vector location reserved for that interrupt. All Z86L7X interrupts are vectored through locations in the program memory. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request. To accommodate polled interrupt systems, interrupt inputs are masked and the Interrupt Request register is polled to determine which of the interrupt requests need service.

An interrupt resulting from AN1 is mapped into IRQ2, and an interrupt from AN2 is mapped into IRQ0. Interrupts IRQ2 and IRQ0 may be rising, falling, or both edge triggered, and are programmable by the user. The software can poll to identify the state of the pin.

Programming bits for the Interrupt Edge Select are located in the IRQ Register (R250), bits D7 and D6. The configuration is shown in Table 6.

Table 6. IRQ Register

| IRQ   |    | Interru | Interrupt Edge |  |  |
|-------|----|---------|----------------|--|--|
| D7    | D6 | P31     | P32            |  |  |
| <br>0 | 0  | F       | F              |  |  |
| 0     | 1  | F       | R              |  |  |
| 1     | 0  | R       | F              |  |  |
| 1     | 1  | R/F     | R/F            |  |  |

#### Notes:

F = Falling Edge R = Rising Edge Clock. The Z86L7X on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal, LC, ceramic resonator, or any suitable external clock source (XTAL1 = Input, XTAL2 = Output). The crystal should be AT cut, 1 MHz to 8 MHz maximum, with a series resistance (RS) less than or equal to 100 Ohms. The Z86L7X on-chip oscillator may be driven with a low cost RC network or other suitable external clock source.

The crystal should be connected across XTAL1 and XTAL2 using the recommended capacitors (capacitance greater than or equal to 22 pF) from each pin to ground. The RC oscillator configuration is an external resistor connected from XTAL1 to XTAL2, with a frequency-setting capacitor from XTAL1 to ground (Figure 34).

**Power-On Reset** (*POR*). A timer circuit clocked by a dedicated on-board RC oscillator is used for the Power-On Reset (POR) timer function. The POR time allows  $V_{\rm cc}$  and the oscillator circuit to stabilize before instruction execution begins.

The POR timer circuit is a one-shot timer triggered by one of three conditions:

- 1. Power Fail to Power OK status.
- 2. Stop-Mode Recovery (if D5 of SMR = 1).
- 3. WDT Time-Out.

The POR time is a nominal 5 ms. Bit 7 of the Stop-Mode Register determines whether the POR timer is bypassed after Stop-Mode Recovery (typical for external clock, RC, LC oscillators).




Figure 34. Oscillator Configuration

**HALT.** HALT turns off the internal CPU clock, but not the XTAL oscillation. The counter/timers and external interrupts IRQ0, IRQ1, IRQ2, IRQ3, and IRQ4 remain active. The devices are recovered by interrupts, either externally or internally generated. An interrupt request must be executed (enabled) to exit HALT mode. After the interrupt service routine, the program continues from the instruction after the HALT.

**STOP.** This instruction turns off the internal clock and external crystal oscillation and reduces the standby current to 10  $\mu$ A (typical) or less. STOP mode is terminated only by a reset, such as WDT time-out, POR, SMR, or external reset. This causes the processor to restart the application program at address 000CH. In order to enter STOP (or HALT) mode, it is necessary to first flush the instruction pipeline to avoid suspending execution in midinstruction. To do this, the user must execute a NOP (opcode = FFH) immediately before the appropriate sleep instruction, i.e..

FF NOP ; clear the pipeline
6F STOP ; enter STOP mode
or
FF NOP ; clear the pipeline
7F HALT ; enter HALT mode

**Port Configuration Register** (*PCON*). The PCON register configures the comparator output on Port 3. It is located in the expanded register file at Bank F, location 00 (Figure 35).




Figure 35. Port Configuration Register (PCON)
(Write Only)



## FUNCTIONAL DESCRIPTION (Continued)

**Comparator Output Port 3** (*D0*). Bit 0 controls the comparator used in Port 3. A 1 in this location brings the comparator outputs to P34 and P37, and a 0 releases the Port to its standard I/O configuration.

**Stop-Mode Recovery Register** (*SMR*). This register selects the clock divide value and determines the mode of Stop-Mode Recovery (Figure 36). All bits are write only except bit 7, which is read only. Bit 7 is a flag bit that is

SMR (F) 0B D7 D6 D5 D4 DЗ D2 D1 D0 SCLK/TCLK Divide-by-16 OFF Reserved (Must be 0) Stop-Mode Recovery Source 000 POR Only 001 Reserved 010 P31 011 P32 100 P33 101 P27 110 P2 NOR 0-3 111 P2 NOR 0-7 Stop Delay 0 OFF 1 ON\* Stop Recovery Level 1 High Stop Recovery

Figure 36. Stop-Mode Recovery Register

hardware set on the condition of STOP recovery and reset by a power-on cycle. Bit 6 controls whether a low level or a high level is required from the recovery source. Bit 5 controls the reset delay after recovery. Bits 2, 3, and 4, or the SMR register, specify the source of the Stop-Mode Recovery signal. Bits 0 and 1 determine the time-out period of the WDT. The SMR is located in Bank F of the Expanded Register Group at address 0BH.




Figure 37. SCLK Circuit

<sup>\*</sup> Default Setting After Reset
\*\* Default Setting After Reset and Stop-Mode Recovery




Figure 38. Stop-Mode Recovery Source



## FUNCTIONAL DESCRIPTION (Continued)

**SCLK/TCLK Divide-by-16 Select** (D0). D0 of the SMR controls a Divide-by-16 prescaler of SCLK/TCLK. The purpose of this control is to selectively reduce device power consumption during normal processor execution (SCLK control) and/or HALT mode (where TCLK sources interrupt logic). After Stop-Mode Recovery, this bit is set to a 0.

**Stop-Mode Recovery Source** (*D2*, *D3*, and *D4*). These three bits of the SMR specify the wake up source of the STOP recovery (Figure 38 and Table 7).

Table 7. Stop-Mode Recovery Source

| SMR:432 |    | 32 | Operation                          |  |  |  |  |
|---------|----|----|------------------------------------|--|--|--|--|
| D4      | D3 | D2 | Description of Action              |  |  |  |  |
| 0       | 0  | 0  | POR and/or external reset recovery |  |  |  |  |
| 0       | 0  | 1  | P30 transition                     |  |  |  |  |
| 0       | 1  | 0  | P31 transition                     |  |  |  |  |
| 0       | 1  | 1  | P32 transition                     |  |  |  |  |
| 1       | 0  | 0  | P33 transition                     |  |  |  |  |
| 1       | 0  | 1  | P27 transition                     |  |  |  |  |
| 1       | 1  | 0  | Logical NOR of P20 through P23     |  |  |  |  |
| 1       | 1  | 1  | Logical NOR of P20 through P27     |  |  |  |  |

#### Note:

Any Port 2 bit defined as an output will drive the corresponding input to the default state to allow the remaining inputs to control the AND/OR function. Refer to SMR2 register for other recover sources.

**Stop-Mode Recovery Delay Select** (D5). This bit, if High, disables the 5 ms /RESET delay after Stop-Mode Recovery. The default configuration of this bit is one. If the "fast" wake up is selected, the Stop-Mode Recovery source needs to be kept active for at least 5TpC.


**Stop-Mode Recovery Edge Select** (*D6*). A 1 in this bit position indicates that a High level on any one of the recovery sources wakes the Z86L7X from STOP mode. A 0 indicates Low level recovery. The default is 0 on POR (Figure 36).

**Cold or Warm Start** (*D7*). This bit is set by the device upon entering STOP mode. A 0 in this bit (cold) indicates that the device will be reset by POR/WDT Reset. A 1 in this bit (warm) indicates that the device awakens by a SMR source. This is a READ only bit.

Watch-Dog Timer Mode Register (WDTMR). The WDT is a retriggerable one-shot timer that resets the Z8 if it reaches its terminal count. The WDT must initially be enabled by executing the WDT instruction and refreshed on subsequent executions of the WDT instruction. The WDT circuit is driven by an on-board RC oscillator or external oscillator from the XTAL1 pin. The WDT instruction affects the Zero (Z), Sign (S), and Overflow (V) flags.

The POR clock source is selected with bit 4 of the WDT register. Bit 0 and 1 control a tap circuit that determines the

time-out period. Bit 2 determines whether the WDT is active during HALT and Bit 3 determines WDT activity during STOP. Bits 5 through 7 are reserved (Figure 39). This register is accessible only during the first 64 processor cycles (128 XTAL clocks) from the execution of the first instruction after Power-On-Reset, Watch-Dog Reset, or a Stop-Mode Recovery (Figure 40). After this point, the register cannot be modified by any means, intentional or otherwise. The WDTMR cannot be read and is located in Bank F of the Expanded Register Group at address location 0FH. It is organized as follows:



(Write Only)

Figure 39. Watch-Dog Timer Mode Register

**WDT Time Select** (D0, D1). Selects the WDT time period. It is configured as shown in Table 8.

Table 8. WDT Time Select

| D1 | D0 | Time-Out of<br>Internal RC OSC | Time-Out of XTAL Clock |
|----|----|--------------------------------|------------------------|
| 0  | 0  | 5 ms min                       | 256 TpC                |
| 0  | 1  | 15 ms min                      | 512 TpC                |
| 1  | 0  | 25 ms min                      | 1024 TpC               |
| 1  | 1  | 100 ms min                     | 4096 TpC               |

#### Notes:

TpC = XTAL clock cycle. The default on reset is 15 ms. See Figures 28 to 29 for details. **WDTMR During HALT** (D2). This bit determines whether or not the WDT is active during HALT mode. A 1 indicates active during HALT. The default is 1.

**WDTMR During STOP** (D3). This bit determines whether or not the WDT is active during STOP mode. Since the XTAL clock is stopped during STOP mode, the on-board RC has to be selected as the clock source to the WDT/POR counter. A 1 indicates active during STOP. The default is 1.

Clock Source for WDT (D4). This bit determines which oscillator source is used to clock the internal POR and WDT counter chain. If the bit is a 1, the internal RC oscillator is bypassed and the POR and WDT clock source is driven from the external pin, XTAL1. The default configuration of this bit is 0, which selects the RC oscillator.



## **FUNCTIONAL DESCRIPTION (Continued)**




Figure 40. Resets and WDT

**Low Voltage Protection.** An on-board Voltage Comparator checks that  $V_{cc}$  is at the required level to ensure correct operation of the device. Reset is globally driven if  $V_{cc}$  is below  $V_{LV}$  (Low Voltage). The minimum operating voltage varies with the temperature and operating frequency, while  $V_{LV}$  varies with temperature only.

**Mask Selectable Options.** There are six Mask Selectable Options to choose from based on ROM code requirements. These are:

| RC/Other                       | Clock Source |
|--------------------------------|--------------|
| Port 0 Pull-ups (lower nibble) | On/Off       |
| Port 0 Pull-ups (upper nibble) | On/Off       |
| Port 2 Pull-ups                | On/Off       |
| Port 3 Pull-ups                | On/Off       |
| Mouse/Normal                   | M/N          |
|                                |              |

The Low Voltage trip voltage ( $V_{Lv}$ ) is less than 2.1V under the following conditions:

Maximum (V<sub>LV</sub>) Conditions:

T<sub>A</sub> = 0°C, +55°C Internal clock frequency equal to or less than 4.0 MHz

**Note:** The internal clock frequency is one-half the external clock frequency.

The device functions normally at or above 2.0V under all conditions. Below 2.0V, the device is guaranteed to function normally until the Low Voltage Protection trip point  $V_{\rm LV}$  is reached, below which reset is globally driven. The device is guaranteed to function normally at supply voltages above the  $V_{\rm LV}$  trip point for the temperatures and operating frequencies in maximum  $V_{\rm LV}$  conditions. The actual  $V_{\rm LV}$  trip point is a function of temperature and process parameters (Figure 41).




Figure 41. Typical Z86L7X Low Voltage vs Temperature at 8 MHz



## **ABSOLUTE MAXIMUM RATINGS**

| Symbol                              | Description         | Min  | Max   | Units |
|-------------------------------------|---------------------|------|-------|-------|
| Voc                                 | Supply Voltage (*)  | -0.3 | +7.0  | V     |
| V <sub>cc</sub><br>T <sub>cro</sub> | Storage Temp.       | –65° | +150° | С     |
| T <sub>A</sub>                      | Oper. Ambient Temp. |      | †     | С     |

#### Notes:

- \* Voltage on all pins with respect to GND.
- † See Ordering Information.

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended period may affect device reliability.

## STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to GND. Positive current flows into the referenced pin (Figure 42).




Figure 42. Test Load Diagram

## CAPACITANCE

 $T_A = 25$ °C,  $V_{CC} = GND = 0V$ , f = 1.0 MHz, unmeasured pins returned to GND.

| Parameter          | Мах   |
|--------------------|-------|
| Input capacitance  | 12 pF |
| Output capacitance | 12 pF |
| I/O capacitance    | 12 pF |



| Sym               | Parameter  | V <sub>cc</sub> | T <sub>A</sub> = 0°C<br>Min  | to +70°C<br>Max   | Typ @<br>25°C | Units    | Conditions  | Notes [3] |
|-------------------|--|-----------------|--|---|---------------|----------|---|-----------|
|                   | Max Input Voltage                                      | 2.0V            |  | 7   |               | V        | I <sub>IN</sub> 250 μΑ  |           |
|                   | , ,  | 3.9V            |  | 7   |               | v        | I <sub>IN</sub> 250 µA  |           |
| $V_{\mathrm{CH}}$ | Clock Input<br>High Voltage                            | 2.0V            | $\rm 0.9V_{cc}$  | V <sub>cc</sub> + 0.3                                     |               | v        | Driven by External  |           |
|                   | Trigit Voltage   | 3.9V            | 0.9 V <sub>cc</sub>  | V <sub>cc</sub> + 0.3                                     |               | ٧        | Clock Generator<br>Driven by External<br>Clock Generator          |           |
| V <sub>CL</sub>   | Clock Input<br>Low Voltage                             | 2.0V            | V <sub>ss</sub> - 0.3  | 0.2 V <sub>cc</sub>                                       |               | ٧        | Driven by External<br>Clock Generator                             |           |
|                   | <b>-</b>   | 3.9V            | V <sub>ss</sub> - 0.3  | 0.2 V <sub>cc</sub>                                       |               | V        | Driven by External<br>Clock Generator                             |           |
| V <sub>IH</sub>   | Input High Voltage                                     | 2.0V            | 0.7 V <sub>cc</sub>  | V <sub>cc</sub> + 0.3                                     | 1.3           | ٧        |   |           |
|                   |  | 3.9V            | 0.7 V <sub>cc</sub>  | $V_{cc} + 0.3$  | 2.5           | ٧        |   |           |
| $V_{NL}$          | Input Low Voltage                                      | 2.0V            | $0.7  V_{cc}^{cc}$ $V_{ss} - 0.3$  | V <sub>cc</sub> + 0.3<br>0.2 V <sub>cc</sub>              | 0.5           | ٧        |   |           |
|                   |  | 3.9V            | $V_{ss} - 0.3$   | 0.2 V <sub>cc</sub>                                       | 0.9           | ٧        |   |           |
| V <sub>OH1</sub>  | Output High Voltage                                    | 2.0V            | V <sub>cc</sub> - 0.4<br>V <sub>cc</sub> - 0.4<br>0.7 V <sub>cc</sub><br>0.7 V <sub>cc</sub> |   | 1.7           | ٧        | $l_{OH} = -0.5 \text{ mA}$  |           |
|                   | •                | 3.9V            | $V_{cc} - 0.4$   |   | 3.7           | ٧        | $I_{OH} = -0.5 \text{ mA}$  |           |
| $V_{oH2}$         | Output High Voltage                                    | 2.0V            | 0.7 V <sub>cc</sub>  |   |               | ٧        | $I_{\text{ou}} = -7 \text{ mA}$                                   |           |
|                   | (P36, P37)   | 3.9V            | 0.7 V <sub>cc</sub>  |   |               | ٧        | I <sub>0H</sub> ,= -7 mA  | [10]      |
| V <sub>OL1</sub>  | Output Low Voltage                                     | 2.0V            |  | 0.4   | 0.2           | ٧        | I <sub>oL</sub> = 1.0 mA  |           |
|                   |  | 3.9V            |  | 0.4   | 0.1           | ٧        | $l_{0L}^{0L} = <4.0 \text{ mA}$                                   |           |
| V <sub>OL2</sub>  | Output Low Voltage                                     | 2.0V            |  | 0.8   | 0.3           | ٧        | l <sub>oL</sub> = 2.0 mA<br>3 Pin Max                             |           |
|                   |  | 3.9V            |  | 0.8   | 0.5           | ٧        | I <sub>oL</sub> = 8.0 mA<br>3 Pin Max                             |           |
| V <sub>OL2</sub>  | Output Low Voltage<br>(P20-P22, P36,<br>P00, P01, P07) | 2.0V            |  | 0.8   | 0.3           | ٧        | $I_{oL} = 10 \text{ mA}$  | [9]       |
|                   | , , , , ,  | 3.9V            |  | 0.8   | 0.5           | ٧        | l <sub>ot</sub> = 10 mA<br>2 O/P only                             |           |
| V <sub>RH</sub>   | Reset Input  | 2.0V            | 0.8 V <sub>cc</sub>  | V <sub>cc</sub><br>V <sub>cc</sub><br>0.2 V <sub>cc</sub> | 1.5           | ٧        |   | -         |
|                   | High Voltage   | 3.9V            | 0.8 V <sub>cc</sub>  | V <sub>cc</sub>   | 3.0           | ٧        |   |           |
| $V_{Ri}$          | Reset Input  | 2.0V            | $V_{ss} - 0.3$   | 0.2 V <sub>cc</sub>                                       | 0.5           |          |   |           |
|                   | Low Voltage  | 3.9V            | $0.8  V_{cc}^{cc}$ $V_{ss} - 0.3$ $V_{ss} - 0.3$   | 0.2 V <sub>cc</sub>                                       | 0.9           |          |   |           |
| $V_{offset}$      | Comparator Input                                       | 2.0V            |  | 25  | 10            | mV       |   |           |
|                   | Offset Voltage   | 3.9V            |  | 25  | 10            | mV       |   |           |
| i <sub>IL</sub>   | input Leakage  | 2.0V            | -1   | 1   | <1            | μA       | $V_{IN} = OV, V_{CC}$ $V_{IN} = OV, V_{CC}$ $V_{IN} = OV, V_{CC}$ |           |
| 1                 | Output Leakage   | 3.9V            | −1<br>−1   | 1   | <1            | μA       | $V_{IN} = OV, V_{CC}$   |           |
| I <sub>OL</sub>   | Output Leakage   | 2.0V<br>3.9V    | -1<br>-1   | 1   | <1<br><1      | μA<br>μA | $V_{IN} = UV, V_{CC}$<br>$V_{IN} = UV, V_{CC}$                    |           |
| I <sub>IR</sub>   | Reset Input Current                                    | 2.0V            |  | -45   | -20           | μА       |   |           |
|                   | 0  | 3.9V            |  | <del>-</del> 55   | -30           | μA       | _   |           |
| l <sub>cc</sub>   | Supply Current   | 2.0V            |  | 10  | 4             | mA       | @ 8.0 MHz   | [4, 5]    |
|                   |  | 3.9V            |  | 15  | 10            | mA       | @ 8.0 MHz   | [4, 5]    |
|                   |  | 2.0V            |  | 100   | 10            | μA       | @ 32 kHz  | [4, 5,11] |
|                   |  | 3.9V            |  | 300   | 10            | μA       | @ 32 kHz  | [4, 5,11] |



## **DC CHARACTERISTICS (Continued)**

| Sym              | Parameter                              | V <sub>cc</sub> | T <sub>A</sub> = 0°<br>Min | C to +70°C<br>Max | Typ @<br>25°C | Units    | Conditions   | Notes [3] |
|------------------|--|-----------------|----------------------------|-------------------|---------------|----------|--|-----------|
| I <sub>cc1</sub> | Standby Current                        | 2.0V            |                            | 3                 | 1             | mA       | HALT Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> Ø 8,0 MHz            | [4,5]     |
|                  |  | 3.9V            |                            | 5                 | 4             | mA       | HALT Mode<br>$V_{IN} = OV, V_{CC}$<br>@ 8.0 MHz                      | [4,5]     |
|                  |  | 2.0V            |                            | 2                 | 0.8           | mA       | Clock Divide-by-16<br>@ 8.0 MHz                                      | [4,5]     |
|                  |  | 3.9V            |                            | 4                 | 2.5           | mA       | Clock Divide-by-16<br>@ 8.0 MHz                                      | [4,5]     |
| I <sub>CC2</sub> | Standby Current                        | 2.0V            |                            | 8                 | 2             | μA       | STOP Mode  V <sub>IN</sub> = OV, V <sub>CC</sub> WDT is not Running  | [6,8]     |
|                  |  | 3.9V            |                            | 10                | 3             | μA       | STOP Mode  V <sub>IN</sub> = OV, V <sub>CC</sub> WDT is not Running  | [6,8]     |
|                  |  | 2.0V            |                            | 500               | 310           | μA       | STOP Mode<br>V <sub>IN</sub> = OV, V <sub>CC</sub><br>WDT is Running | [6,8]     |
|                  |  | 3.9V            |                            | 800               | 600           | μА       | STOP Mode<br>V <sub>IN</sub> = OV, V <sub>CC</sub><br>WDT is Running | [6,8]     |
| T <sub>POR</sub> | Power-On Reset                         | 2.0V<br>3.9V    | 7.5<br>2.5                 | 75<br>20          | 13<br>7       | ms<br>ms |  |           |
| $V_{\nu\nu}$     | V <sub>cc</sub> Low Voltage Protection | 0.31            | £.J                        | 2.15              | 1.7           | V        | 8 MHz max<br>Ext. CLK Freq.  | [7]       |

| Not | es:                                       |                  |            |             |                    |
|-----|---|------------------|------------|-------------|--------------------|
| [1] | I <sub>cc1</sub>                          | Ιγρ              | <u>Max</u> | <u>Unit</u> | Frequency          |
|     | Crystal/Resonator<br>External Clock Drive | 3.0 mA<br>0.3 mA | 5<br>5     | mA<br>mA    | 8.0 MHz<br>8.0 MHz |

<sup>[2]</sup> GND = 0V [3] 2.0V to 3.9V

<sup>[4]</sup> All outputs unloaded, I/O pins floating, inputs at rail.

 <sup>[5]</sup> CL1 = CL2 = 100 pF
 [6] Same as note [4] except inputs at V<sub>cc</sub>.
 [7] The V<sub>tv</sub> increases as the temperature decreases.
 [8] Oscillator stopped.

<sup>[9]</sup> Two outputs at a time, independent to other outputs.

<sup>[10]</sup> One at a time.

<sup>[11] 32</sup> kHz clock driver input.



External I/O or Memory Read and Write Timing Diagram




Figure 43. External I/O or Memory Read/Write Timing



External I/O or Memory Read and Write Timing Table

|     |           |                         | V <sub>cc</sub>             |     | to +70°C<br>MHz |       |        |
|-----|-----------|-------------------------|-----------------------------|-----|-----------------|-------|--------|
| No. | Symbol    | Parameter               | V <sub>cc</sub><br>Note [3] | Min | Max             | Units | Notes  |
| 1   | TdA(AS)   | Address Valid to        | 2.0V                        | 55  |                 | ns    | [2]    |
|     | , ,       | /AS Rising Delay        | 3.9V                        | 55  |                 | ns    |        |
| 2   | TdAS(A)   | /AS Rising to Address   | 2.0V                        | 70  |                 | ns    | [2]    |
|     |           | Float Delay             | 3.9V                        | 70  |                 | ns    |        |
| 3   | TdAS(DR)  | /AS Rising to Read      | 2.0V                        |     | 400             | ns    | [1, 2] |
|     |           | Data Required Valid     | 3.9V                        |     | 400             | ns    |        |
| 4   | TwAS      | /AS Low Width           | 2.0V                        | 80  |                 | ns    | [2]    |
|     |           |                         | 3.9V                        | 80  |                 | ns    |        |
| 5   | Td        | Address Float to        | 2.0V                        | 0   |                 | ns    |        |
|     |           | /DS Falling             | 3.9V                        | 0   |                 | ns    |        |
| 6   | TwDSR     | /DS (Read) Low Width    | 2.0V                        | 300 |                 | ns    | [1, 2] |
|     |           |                         | 3.9V                        | 300 |                 | ns    |        |
| 7   | TwDSW     | /DS (Write) Low Width   | 2.0V                        | 165 |                 | ns    | [1, 2] |
|     |           |                         | 3.9V                        | 165 |                 | ns    |        |
| 8   | TdDSR(DR) | /DS Falling to Read     | 2.0V                        |     | 260             | ns    | [1, 2] |
|     | ` '       | Data Required Valid     | 3.9V                        |     | 260             | ns    |        |
| 9   | ThDR(DS)  | Read Data to            | 2.0V                        | 0   |                 | ns    | [2]    |
| •   |           | /DS Rising Hold Time    | 3.9V                        | 0   |                 | ns    |        |
| 10  | TdDS(A)   | /DS Rising to Address   | 2.0V                        | 85  |                 | ns    | [2]    |
|     | ( )       | Active Delay            | 3.9V                        | 95  |                 | ns    |        |
| 11  | TdDS(AS)  | /DS Rising to /AS       | 2.0V                        | 60  |                 | ns    | [2]    |
|     |           | Falling Delay           | 3.9V                        | 70  |                 | ns    |        |
| 12  | TdR/W(AS) | R//W Valid to /AS       | 2.0V                        | 70  |                 | ns    | [2]    |
|     |           | Rising Delay            | 3.9V                        | 70  |                 | ns    |        |
| 13  | TdDS(R/W) | /DS Rising to           | 2.0V                        | 70  |                 | ns    | [2]    |
|     |           | R//W Not Valid          | 3.9V                        | 70  |                 | ns    |        |
| 14  | TdDW(DSW) | Write Data Valid to /DS | 2.0V                        | 80  |                 | ns    | [2]    |
|     |           | Falling (Write) Delay   | 3.9V                        | 80  |                 | ns    |        |
| 15  | TdDS(DW)  | /DS Rising to Write     | 2.0V                        | 70  |                 | ns    | [2]    |
|     | , ,       | Data Not Valid Delay    | 3.9V                        | 80  |                 | ns    |        |
| 16  | TdA(DR)   | Address Valid to Read   | 2.0V                        |     | 475             | ns    | [1, 2] |
|     |           | Data Required Valid     | 3.9V                        |     | 475             | ns    |        |
| 17  | TdAS(DS)  | /AS Rising to           | 2.0V                        | 100 | ···             | ns    | [2]    |
|     | , ,       | /DS Falling Delay       | 3.9V                        | 100 |                 | ns    |        |
| 18  | TdDM(AS)  | /DM Valid to /AS        | 2.0V                        | 55  |                 | ns    | [2]    |
|     |           | Falling Delay           | 3.9V                        | 55  |                 | ns    |        |
| 19  | TdDS(DM)  | /DS Rise to             | 2.0V                        |     |                 | ns    |        |
|     | ` ,       | /DM Valid Delay         | 3.9V                        |     |                 | ns    |        |
| 20  | ThDS(A)   | /DS Rise to Address     | 2.0V                        |     |                 | ns    |        |
|     | • •       | Valid Hold Time         | 3.9V                        |     |                 | ns    |        |

## Notes:

[1] When using extended memory timing add 2 TpC.

[2] Timing numbers given are for minimum TpC.

[3] 2.0V to 3.9V

Standard Test Load

All timing references use 0.9  $V_{\rm cc}$  for a logic 1 and 0.1  $V_{\rm cc}$  for a logic 0.

3-48

9984043 0033290 156

Additional Timing Diagram




Figure 44. Additional Timing



Additional Timing Table

|    |             | $T_A = 0^{\circ}C$ to $+70^{\circ}C$<br>V 8.0 MHz |          |                             |             |      |       |            |  |  |
|----|-------------|---|----------|-----------------------------|-------------|------|-------|------------|--|--|
| No | Symbol      | Parameter   |          | V <sub>cc</sub><br>Note [3] | Min         | Max  | Units | Notes      |  |  |
| 1  | TpC         | Input Clock Period                                |          | 2.0V                        | 121         | DC   | ns    | [1]        |  |  |
|    |             |   |          | 3.9V                        | 121         | DC   | ns    | [1]        |  |  |
| 2  | TrC,TfC     | Clock Input Rise                                  |          | 2.0V                        |             | 25   | ns    | [1]        |  |  |
|    |             | and Fall Times                                    |          | 3.9V                        |             | 25   | ns    | [1]        |  |  |
| 3  | TwC         | Input Clock Width                                 |          | 2.0V                        | 37          |      | ns    | [1]        |  |  |
|    |             |   |          | 3.9V                        | 37          |      | ns    | [1]        |  |  |
| 4  | TwTinL      | Timer Input                                       |          | 2.0V                        | 100         |      | ns    | [1]        |  |  |
|    |             | Low Width   |          | 3.9V                        | 70          |      | ns    | [1]        |  |  |
| 5  | TwTinH      | Timer Input                                       |          | 2.0V                        | 3TpC        |      |       | [1]        |  |  |
|    |             | High Width  |          | 3.9V                        | 3TpC        |      |       | [1]        |  |  |
| 6  | TpTin       | Timer Input Period                                |          | 2.0V                        | 8TpC        |      |       | [1]        |  |  |
|    | •           | ·   |          | 3.9V                        | 8ТрС        |      |       | [1]        |  |  |
| 7  | TrTin,TfTin | Timer Input Rise                                  |          | 2.0V                        | <del></del> | 100  | ns    | [1]        |  |  |
| •  | ,           | and Fall Timers                                   |          | 3.9V                        |             | 100  | ns    | [1]        |  |  |
| 8A | TwlL        | Interrupt Request                                 |          | 2.0V                        | 100         |      | ns    | [1, 2]     |  |  |
|    |             | Low Time  |          | 3.9V                        | 70          |      | ns    | [1, 2]     |  |  |
| 8B | TwlL        | Int. Request                                      |          | 2.0V                        | 3TpC        |      |       | [1, 3]     |  |  |
|    |             | Low Time  |          | 3.9V                        | 3TpC        |      |       | [1, 3]     |  |  |
| 9  | TwlH        | Interrupt Request                                 |          | 2.0V                        | 3TpC        |      |       | [1, 2]     |  |  |
|    |             | Input High Time                                   |          | 3.9V                        | 3TpC        |      |       | [1, 2]     |  |  |
| 10 | Twsm        | Stop-Mode Recover                                 | у        | 2.0V                        | 12          |      | ns    |            |  |  |
|    |             | Width Spec  | •        | 3.9V                        | 12          |      | пѕ    |            |  |  |
|    |             | •   |          | 2.0V                        | 5TpC        |      |       | [7]        |  |  |
|    |             |   |          | 3.9V                        | 5TpC        |      |       | [8]        |  |  |
| 11 | Tost        | Oscillator  |          | 2.0V                        |             | 5TpC |       | [4]        |  |  |
|    |             | Start-up Time                                     |          | 3.9V                        |             | 5TpC |       | [4]        |  |  |
| 12 | Twdt        | Watch-Dog Timer                                   | (5 ms)   | 2.0V                        | 12          | 75   | ms    | D0 = 0 [5] |  |  |
|    |             | Delay Time  |          | 3.9V                        | 5           | 20   | ms    | D1 = 0 [5] |  |  |
|    |             | •   | (15 ms)  | 2.0V                        | 25          | 150  | ms    | D0 = 1 [5] |  |  |
|    |             |   |          | 3.9V                        | 10          | 40   | ms    | D1 = 0 [5] |  |  |
|    |             |   | (25 ms)  | 2.0V                        | 50          | 300  | ms    | D0 = 0 [5] |  |  |
|    |             |   |          | 3.9V                        | 25          | 80   | ms    | D1 = 1 [5] |  |  |
|    |             |   | (100 ms) | 2.0V                        | 225         | 1200 | ms    | D0 = 1 [5] |  |  |
|    |             |   |          | 3.9V                        | 100         | 320  | ms    | D1 = 1 [5] |  |  |

## Notes:

- [1] Timing Reference uses 0.9 V<sub>cc</sub> for a logic 1 and 0.1 V<sub>cc</sub> for a logic 0.
   [2] Interrupt request through Port 3 (P33-P31).
- [3] Interrupt request through Port 3 (P30). [4] SMR D5 = 0

- [5] Reg. WDTMR [6] 2.0V to 3.9V [7] Reg. SMR D5 = 0
- [8] Reg. SMR D5 = 1

3-50

Handshake Timing Diagrams




Figure 45. Input Handshake Timing




Figure 46. Output Handshake Timing



Handshake Timing Table

|    |              |                      | V <sub>cc</sub> | T <sub>A</sub> = 0°C to +70°C<br>8.0 MHz | Data      |  |
|----|--------------|----------------------|-----------------|--|-----------|--|
| No | Symbol       | Parameter            | Note [3]        | Min Max                                  | Direction |  |
| 1  | TsDI(DAV)    | Data In Setup Time   | 2.0V            | 0  | IN        |  |
|    | ` ,          | ·                    | 3.9V            | 0  | IN        |  |
| 2  | ThDI(DAV)    | Data In Hold Time    | 2.0V            | 160                                      | IN        |  |
|    | ` ,          |                      | 3.9V            | 115                                      | 1N        |  |
| }  | TwDAV        | Data Available Width | 2.0V            | 155                                      | IN        |  |
|    |              |                      | 3.9V            | 110                                      | IN        |  |
| 1  | TdDAVI(RDY)  | DAV Falling to RDY   | 2.0V            | 160                                      | iN        |  |
|    | , ,          | Falling Delay        | 3.9V            | 115                                      | iN        |  |
|    | TdDAVId(RDY) | DAV Rising to RDY    | 2.0V            | 120                                      | IN        |  |
|    | , ,          | Falling Delay        | 3.9V            | 80                                       | iN        |  |
| 3  | TdRDYO(DAV)  | RDY Rising to DAV    | 2.0V            | 0  | IN        |  |
|    |              | Falling Delay        | 3.9V            | 0  | IN        |  |
| ,  | TdDO(DAV)    | Data Out to DAV      | 2.0V            | 63                                       | OUT       |  |
|    |              | Falling Delay        | 3.9V            | 63                                       | OUT       |  |
| }  | TdDAV0(RDY)  | DAV Falling to RDY   | 2.0V            | 0  | OUT       |  |
|    |              | Falling Delay        | 3.9V            | 0  | OUT       |  |
| }  | TdRDY0(DAV)  | RDY Falling to DAV   | 2.0V            | 160                                      | OUT       |  |
|    | , ,          | Rising Delay         | 3.9V            | 115                                      | OUT       |  |
| 0  | TwRDY        | RDY Width            | 2.0V            | 110                                      | OUT       |  |
|    |              |                      | 3.9V            | 80                                       | OUT       |  |
| ii | TdRDY0d(DAV) | RDY Rising to DAV    | 2.0V            | 110                                      | OUT       |  |
|    | , ,          | Falling Delay        | 3.9V            | 80                                       | OUT       |  |

Note:

[3] 2.0V to 3.9V

## **EXPANDED REGISTER FILE CONTROL REGISTERS (0D)**




Figure 47. TC8 Control Register ((0D) 0H: Read/Write Accept Where Noted)



## EXPANDED REGISTER FILE CONTROL REGISTERS (0D) (Continued)




Figure 48. T8 and T16 Common Control Functions ((0D) 1H: Read/Write)





Figure 49. T16 Control Register ((0D) 2H: Read/Write Except Where Noted)



## **EXPANDED REGISTER FILE CONTROL REGISTERS (0F)**



<sup>\*</sup> Default Setting After Reset \*\* Default Setting After Reset and Stop-Mode Recovery

Figure 50. Stop-Mode Recovery Register ((F)0BH: D6-D0 = Write Only, D7 = Read Only)






Figure 51. Stop-Mode Recovery Register 2 ((0F) DH: D2-DH, D6 Write Only)



<sup>\*</sup> Default Setting After Reset

Figure 52. Watch-Dog Timer Mode Register ((F) 0FH: Write Only)



\* Default Setting After Reset P37 comparator output only on E72 and L72

Figure 53. Port Configuration Register (PCON) ((0F) 0H: Write Only)



## **Z8 STANDARD CONTROL REGISTER DIAGRAMS**




Figure 54. Port 3 Mode Register (F7H:Write Only)




Figure 55. Port 0 and 1 Mode Register (F8H: Write Only)




Figure 56. Interrupt Priority Registers ((0)F9H:Write Only)




Figure 57. Interrupt Request Register ((0)FAH:Read/Write)






Figure 58. Interrupt Mask Register ((0)FBH:Read/Write)




Figure 59. Flag Register ((0)FCH:Read/Write)




Figure 60. Register Pointer ((0)FDH:Read/Write)




Figure 61. Port 2 Mode Register (F6H:Write Only)




Figure 62. Stack Pointer High ((0)FEH:Read/Write)




Figure 63. Stack Pointer Low ((0)FFH:Read/Write)



## **INSTRUCTION SET NOTATION**

**Addressing Modes.** The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

| Symbol | Meaning  |
|--------|--|
| IRR    | Indirect register pair or indirect working-    |
|        | register pair address                          |
| Irr    | Indirect working-register pair only            |
| X      | Indexed address                                |
| DA     | Direct address                                 |
| RA     | Relative address                               |
| IM     | Immediate                                      |
| R      | Register or working-register address           |
| r      | Working-register address only                  |
| IR     | Indirect-register or indirect                  |
|        | working-register address                       |
| Ir     | Indirect working-register address only         |
| RR     | Register pair or working register pair address |

**Symbols.** The following symbols are used in describing the instruction set.

| Symbol | Meaning                              |  |  |  |
|--------|--------------------------------------|--|--|--|
| dst    | Destination location or contents     |  |  |  |
| src    | Source location or contents          |  |  |  |
| cc     | Condition code                       |  |  |  |
| @      | Indirect address prefix              |  |  |  |
| SP     | Stack Pointer                        |  |  |  |
| PC     | Program Counter                      |  |  |  |
| FLAGS  | Flag register (Control Register 252) |  |  |  |
| RP     | Register Pointer (R253)              |  |  |  |
| IMR    | Interrupt mask register (R251)       |  |  |  |

**Flags.** Control register (R252) contains the following six flags:

| Symbol       | Meaning                             |
|--------------|-------------------------------------|
| С            | Carry flag                          |
| Z            | Zero flag                           |
| S            | Sign flag                           |
| V            | Overflow flag                       |
| D            | Decimal-adjust flag                 |
| Н            | Half-carry flag                     |
| Affected fla | gs are indicated by:                |
| 0            | Clear to zero                       |
| 1            | Set to one                          |
| *            | Set to clear according to operation |
| _            | Unaffected                          |
| ×            | Undefined                           |

## **CONDITION CODES**


| Value | Mnemonic | Meaning                        | Flags Set             |
|-------|----------|--------------------------------|-----------------------|
| 1000  |          | Always True                    |                       |
| 0111  | С        | Carry                          | C = 1                 |
| 1111  | NC       | No Carry                       | C = 0                 |
| 0110  | Z        | Zero                           | Z = 1                 |
| 1110  | NZ       | Not Zero                       | Z = 0                 |
| 1101  | PL       | Plus                           | S = 0                 |
| 0101  | MI       | Minus                          | S = 1                 |
| 0100  | OV       | Overflow                       | V = 1                 |
| 1100  | NOV      | No Overflow                    | V = 0                 |
| 0110  | EQ       | Equal                          | Z = 1                 |
| 1110  | NE       | Not Equal                      | Z = 0                 |
| 1001  | GE       | Greater Than or Equal          | (S XOR V) = 0         |
| 0001  | LT       | Less than                      | (S XOR V) = 1         |
| 1010  | GT       | Greater Than                   | [Z OR (S XOR V)] = 0  |
| 0010  | LE       | Less Than or Equal             | [Z OR (S XOR V)] = 1  |
| 1111  | UGE      | Unsigned Greater Than or Equal | C = 0                 |
| 0111  | ULT      | Unsigned Less Than             | C = 1                 |
| 1011  | UGT      | Unsigned Greater Than          | (C = 0 AND Z = 0) = 1 |
| 0011  | ULE      | Unsigned Less Than or Equal    | (C OR Z) = 1          |
| 0000  | F        | Never True (Always False)      | <del>`</del>          |



## INSTRUCTION FORMATS



## One-Byte Instructions



#### Two-Byte Instructions

Three-Byte Instructions

## INSTRUCTION SUMMARY

**Note:** Assignment of a value is indicated by the symbol "  $\leftarrow$  ". For example:

notation "addr (n)" is used to refer to bit (n) of a given operand location. For example:

dst ← dst + src

dst (7)

indicates that the source data is added to the destination data and the result is stored in the destination location. The

refers to bit 7 of the destination operand.

3-62

9984043 0033304 570 🜌



# **INSTRUCTION SUMMARY** (Continued)

|  | Address                    |                      |               |           |            |          |   | - |
|--|----------------------------|----------------------|---------------|-----------|------------|----------|---|---|
| Instruction and Operation  | Address<br>Mode<br>dst src | Opcode<br>Byte (Hex) | Fla<br>C      | gs A<br>Z | Affec<br>S | ted<br>V | D | н |
| ADC dst, src<br>dst←dst + src + C  | †                          | 1[]                  | *             | *         | *          | *        | 0 | * |
| ADD dst, src<br>dst←dst + src  | †                          | 0[ ]                 | *             | *         | *          | *        | 0 | * |
| AND dst, src<br>dst←dst AND src  | †                          | 5[]                  | -             | *         | *          | 0        | - | - |
| CALL dst<br>SP←SP – 2<br>@SP←PC,<br>PC←dst                                       | DA<br>IRR                  | D6<br>D4             | -             | -         | -          | -        | - | - |
| CCF<br>C←NOT C   |                            | EF                   | *             | -         | -          | -        | - | - |
| CLR dst<br>dst←0   | R<br>IR                    | B0<br>B1             | -             | -         | -          | -        | - | - |
| COM dst<br>dst←NOT dst   | R<br>IR                    | 60<br>61             | -             | *         | *          | 0        | - | - |
| CP dst, src<br>dst – src   | t                          | A[ ]                 | *             | *         | *          | *        | - | - |
| DA dst<br>dst←DA dst   | R<br>IR                    | 40<br>41             | *             | *         | *          | Х        | - | - |
| DEC dst<br>dst←dst – 1   | R<br>IR                    | 00<br>01             | -             | *         | *          | *        | - | - |
| DECW dst<br>dst←dst – 1  | RR<br>IR                   | 80<br>81             | -             | *         | *          | *        | - | - |
| <b>DI</b><br>IMR(7)←0  |                            | 8F                   | -             | -         | -          | -        | - | - |
| <b>DJNZ</b> r, dst<br>r←r – 1<br>if r ≠ 0<br>PC←PC + dst<br>Range: +127,<br>–128 | RA                         | rA<br>r = 0 — F      | -             | -         | -          | -        | - | - |
| <b>EI</b> IMR(7)←1   |                            | 9F                   | -             | -         | -          | -        | - | - |
| HALT   |                            | 7F                   | -             | -         | -          | -        | - | - |
| INC dst<br>dst←dst + 1   | r<br>R<br>IR               | rE<br>r = 0 — F      | -<br>20<br>21 |           | *          | *        | - | - |

|  | Add   |  | <b>0</b>  |          |       |       |          |   |   |
|--|---|--|---|----------|-------|-------|----------|---|---|
| instruction<br>and Operation   | Mod<br>dst  |  | Opcode<br>Byte (Hex)  | Fla<br>C | igs / | Affec | ted<br>V | D | ŀ |
| INCW dst<br>dst←dst + 1  | RR<br>IR  |  | A0<br>A1  | -        | *     | *     | *        | - | - |
| IRET<br>FLAGS←@SP;<br>SP←SP + 1<br>PC←@SP;<br>SP←SP + 2;<br>IMR(7)←1 |   |  | BF  | *        | *     | *     | *        | * | > |
| JP cc, dst<br>if cc is true,<br>PC←dst                               | DA<br>IRR   |  | cD<br>c = 0 - F<br>30   | -        | -     | -     | -        | - | - |
| JR cc, dst<br>if cc is true,<br>PC←PC + dst<br>Range: +127,<br>–128  | RA  |  | cB<br>c = 0 - F   | -        | -     | -     | -        | - | - |
| <b>LD</b> dst, src<br>dst←src  | r<br>R<br>r<br>X<br>r<br>Ir<br>R<br>R<br>IR<br>IR | IM<br>R<br>r<br>X<br>Ir<br>r<br>R<br>IM<br>IM<br>R | rC<br>r8<br>r9<br>r = 0 - F<br>C7<br>D7<br>E3<br>F3<br>E4<br>E5<br>E6<br>E7<br>F5 | -        | -     | -     | -        | - |   |
| LDC dst, src<br>dst←src  | r<br>Irr  | Irr<br>r   | C2<br>D2  | -        | -     | -     | -        | - | _ |
| LDCI dst, src<br>dst←src<br>r←r + 1;rr←rr + 1                        | Ir<br>Irr   | lrr<br>Ir  | C3<br>D3  | -        | -     | -     | -        | - |   |
| LDE dst, src<br>dst←src  | r<br>Irr  | Irr<br>Ir  | 82<br>92  | -        | •     | -     | -        | - |   |
| LDEI dst, src<br>dst←src<br>r←r + 1;rr←rr + 1                        | ir<br>Irr   | lrr<br>Ir  | 83<br>93  | -        | -     | -     | -        | - |   |
| NOP  |   |  | FF  | -        | -     | -     | -        | - | _ |



## **INSTRUCTION SUMMARY** (Continued)

| Instruction and Operation         | Address<br>Mode<br>dst src | Opcode<br>Byte (Hex) | Fl:<br>C | ags / | Affer<br>S | cted<br>V | D | н |
|-----------------------------------|----------------------------|----------------------|----------|-------|------------|-----------|---|---|
| OR dst, src<br>dst←dst OR src     | †                          | 4[]                  | -        | *     | *          | 0         | - | - |
| POP dst<br>dst←@SP;<br>SP←SP + 1  | R<br>IR                    | 50<br>51             | -        | -     | -          | -         | - | - |
| PUSH src<br>SP←SP – 1;<br>@SP←src | R<br>IR                    | 70<br>71             | •        | -     | -          | -         | - | - |
| RCF<br>C←0                        |                            | CF                   | 0        | -     | -          | -         | - | - |
| RET<br>PC←@SP;<br>SP←SP+2         |                            | AF                   | -        | -     | -          | -         | - | - |
| RL dst                            | R<br>IR                    | 90<br>91             | *        | *     | *          | *         | - | - |
| RLC dst                           | R<br>IR                    | 10<br>11             | *        | *     | *          | *         | - | - |
| RR dst                            | R<br>IR                    | E0<br>E1             | *        | *     | *          | *         | - | - |
| RRC dst                           | R<br>IR                    | C0<br>C1             | *        | *     | *          | *         | - | - |
| SBC dst, src<br>dst←dst←src←C     | t                          | 3[]                  | *        | *     | *          | *         | 1 | * |
| SCF<br>C←1                        |                            | DF                   | 1        | -     | -          | -         | - | - |
| SRA dst                           | R<br>IR                    | D0<br>D1             | *        | *     | *          | 0         | - | - |
| SRP dst<br>RP←src                 | lm                         | 31                   | -        | -     | -          | -         | - | - |

| Instruction                          | Address<br>Mode | Opcode     | Fla | ıgs / | Affec | cted |   |   |
|--------------------------------------|-----------------|------------|-----|-------|-------|------|---|---|
| and Operation                        | dst src         | Byte (Hex) |     | Z     | S     | V    | D | Н |
| STOP                                 |                 | 6F         | -   | -     | -     | -    | - | - |
| SUB dst, src<br>dst←dst←src          | t               | 2[ ]       | *   | *     | *     | *    | 1 | * |
| <b>SWAP</b> dst                      | R<br>IR         | F0<br>F1   | X   | *     | *     | X    | - | • |
| TCM dst, src<br>(NOT dst)<br>AND src | †               | 6[]        | -   | *     | *     | 0    | - | - |
| TM dst, src<br>dst AND src           | Ť               | 7[]        | -   | *     | *     | 0    | - | - |
| WDT                                  |                 | 5F         | -   | Χ     | Χ     | Χ    | - | - |
| XOR dst, src<br>dst←dst<br>XOR src   | t               | B[ ]       | -   | *     | *     | 0    | - | - |

† These instructions have an identical set of addressing modes, which are encoded for brevity. The first opcode nibble is found in the instruction set table above. The second nibble is expressed symbolically by a '[ ]' in this table, and its value is found in the following table to the left of the applicable addressing mode pair.

For example, the opcode of an ADC instruction using the addressing modes r (destination) and Ir (source) is 13.

| Addres<br>dst | s Mode<br>src | Lower<br>Opcode Nibble |
|---------------|---------------|------------------------|
| r             | r             | [2]                    |
| r             | lr            | [3]                    |
| R             | R             | [4]                    |
| R             | IR            | [5]                    |
| R             | IM            | [6]                    |
| IR            | IM            | [7]                    |




#### OPCODE MAP

#### Lower Nibble (Hex) С D F 2 6 В E 3 4 5 6.5 6.5 6.5 6.5 10.5 10.5 10.5 10.5 6.5 6.5 12/10.5 12/10.0 6.5 12.10.0 6.5 0 DEC DEC ADD ADD ADD ADD ADD ADD LD LD DJNZ JR LD JP INC R2. R1 IR2, R1 R1. IM IR1. IM r1. R2 r2. R1 r1. RA cc. RA r1. IM cc. DA R1 IR1 r1 1/2 r1 r2 6.5 6.5 6.5 6.5 10.5 10.5 10.5 10.5 1 RLC RLC ADC ADC ADC ADC ADC ADC IR2. R1 R2 R1 R1 IM IR1 IM R1 IR1 r1, r2 r1. lr2 6.5 6.5 6.5 10.5 10.5 10.5 10.5 2 INC INC SUB SUB SUB SUB SUB SUB R1 IR1 r1 r2 r1, lr2 R2. R1 IR2, R1 R1 IM IR1, IM 8.0 6.1 6.5 6.5 10.5 10.5 10.5 10.5 3 JP SRP SBC SBC SBC SBC SBC SBC IR1, IM IRR1 IM r1, r2 r1, lr2 B2 B1 IR2 R R1 IM 6.5 6.5 10.5 10.5 10.5 10.5 DA DA OR OR OR OR OR OR R2, R1 IR2, R1 R1. IM IR1, IM R1 IR1 r1, r2 r1, lr2 10.5 10.5 6.5 6.5 10.5 10.5 10.5 10.5 6.0 5 POP POP AND AND AND AND AND AND WDT IR1 R2 R1 IR2 R1 R1, IM IR1 IM r1. lr2 R1 r1, r2 6.5 6.5 6.5 10.5 10.5 10.5 10.5 6.0 6 COM СОМ TCM TCM TCM TCM TCM TCM STOP r1, lr2 R2, R1 IR2 R1 IR1, IM Jpper Nibble (Hex) R1, IM R1 IR1 r1, r2 10/12.1 12/14. 6.5 6.5 10.5 10.5 10.5 10.5 7.0 7 PUSH PUSH TM тм TM TM TM HALT R2, R1 IR2, R1 R1, IM IR1, IM R2 182 r1, r2 r1. lr2 10.5 12.0 18.0 6.1 8 DECW DECW DI LDE LDE RR1 IR1 1, lrr2 irt, im2 6.1 6.5 6.5 12.0 18.0 9 ΕI RL RL LDE LDEI R1 IR1 lr2. lrr1 2. lrr 14.0 10.5 10.5 6.5 A INCW INCW CP CP CP CP CP CP RET IR2, R1 RR1 IR1 r1, r2 r1, lr2 R2, R1 R1. IM IR1 IM 6.5 10.5 10.5 10.5 16.0 6.5 6.5 10.5 В CLR CLR XOR XOR XOR XOR XOR XOR IRET R1 IR1 r1, r2 r1, ir2 R2, R1 IR2, R1 **R1. IM** IR1 IM 10.5 6.5 6.5 6.5 12.0 18.0 RCF C RRC RRC LDC LDCI LD R1 IR1 r1. lrr2 lr1, lrr2 r1,x,R2 6.5 6.5 12.0 18.0 20.0 20.0 10.5 6.5 D CALL\* CALL LD SCF SRA SRA LDC LDCI IRR1 R1 IR1 r1, lrr2 lr1, lrr2 DA r2,x,R1 10.5 10.5 6.5 6.5 6.5 10.5 6.5 LD LD CCF RR RR LD R2, R1 r1, IR2 R2, R1 R1, IM IR1, IM R1 IR1 8.5 8.5 6.5 10.5 6.0 SWAP LD LD NOP SWAP IR1 lr1, r2 R2, IR1 R1 2 3 2 3 Bytes per instruction Lower Legend: Opcode R = 8-bit Address Nibble Execution r = 4-bit Address Pipeline Cycles R1 or r1 = Dst Address Cycles R2 or r2 = Src Address Upper 10.5 Sequence: Opcode CP. Mnemonic Opcode, First Operand, Nibble R1, R2 Second Operand Second First Note: Blank areas not defined. Operand Operand \*2-byte instruction appears as

a 3-byte instruction



## **PACKAGE INFORMATION**





| → B1    | Lar Lys                             |
|---------|-------------------------------------|
| пдддддд | <del>ДД<sup>†</sup> · · · ·</del> · |
|         | A1                                  |
| - S E   | - В                                 |

| SYMBOL  | MILLI | METER    | INC  | CH   |
|---------|-------|----------|------|------|
| 3111000 | MIN   | MAX      | MIN  | MAX  |
| A1      | 0.51  | 0.81     | .020 | .032 |
| SA      | 3.25  | 3.43     | .128 | .135 |
| В       | 0.38  | 0.53     | .015 | .021 |
| Bi      | 1.14  | 1.65     | .045 | .065 |
| С       | 0.23  | 0.38     | .009 | .015 |
| D       | 22.35 | 23.37    | .880 | .920 |
| E       | 7.62  | 8.13     | .300 | .320 |
| El      | 6.22  | 6.48     | .245 | .255 |
| _ 6     | 2.54  | 2.54 TYP |      | TYP  |
| eΑ      | 7.87  | 8.89     | .310 | .350 |
| L       | 3.18  | 3.81     | .125 | .150 |
| QI      | 1.52  | 1.65     | .060 | .065 |
| 2       | 0.89  | 1.65     | .035 | .065 |

CONTROLLING DIMENSIONS : INCH

18-Pin DIP Package Diagram









| LIDSHYZ | MILLI | METER | INC   | н     |
|---------|-------|-------|-------|-------|
| SINDUL  | MIN   | MAX   | MIM   | MAX   |
| AL      | 0.38  | -     | .015  | -     |
| A2      | 3.25  | 3.68  | 158   | .145  |
| В       | 0.41  | 0.51  | .016  | .020  |
| Bt      | 1.47  | 1.57  | .058  | .062  |
| С       | 0.20  | 0.30  | .008  | .012  |
| D       | 25.65 | 26.16 | 1.010 | 1.030 |
| E       | 7.49  | 8.26  | .295  | .325  |
| Εl      | 6.10  | 6.65  | .240  | .262  |
| •       | 2.54  | TYP   | .100  | TYP   |
| ₽A .    | 7.87  | 8.89  | .310  | .350  |
| L       | 3.18  | 3.43  | 125   | .135  |
| QL      | 1.42  | 1.65  | .056  | .065  |
| 2       | 1.52  | 1.65  | .060  | .065  |

CONTROLLING DIMENSIONS : INCH

## 20-Pin DIP Package Diagram










| SYMBOL   | MILLI | METER | INCH  |       |  |
|----------|-------|-------|-------|-------|--|
| 41 FIDUL | HIN   | HAX   | MIN   | MAX   |  |
| A1       | 0,51  | 0.81  | .020  | .032  |  |
| A2       | 3.25  | 3.43  | .12B  | .135  |  |
| 3        | 0.38  | 0.53  | .015  | 150.  |  |
| Bl       | 1.02  | 1.52  | .040  | .060  |  |
| С        | 0:23  | 0.38  | .009  | .015  |  |
| D        | 52.07 | 52.58 | 2.050 | 2.070 |  |
| E        | 15.24 | 15.75 | .600  | .620  |  |
| El       | 13.59 | 14.22 | .535  | .560  |  |
| •        | 2.54  | TYP   | .100  | TYP   |  |
| ΨA       | 15.49 | 16.51 | .610  | .650  |  |
| L        | 3.18  | 3.81  | .125  | .150  |  |
| - Q1     | 1.52  | 1.91  | .060  | .075  |  |
| S        | 1.52  | 5.29  | .060  | .090  |  |

CONTROLLING DIMENSIONS : INCH

## 40-Pin DIP Package Diagram







CONTROLLING DIMENSIONS ( MM LEADS ARE COPLANAR VITHIN .004 INCH.


| SYMBOL | MILLIMETER |       | INCH     |      |
|--------|------------|-------|----------|------|
|        | MIN        | MAX   | MIN      | MAX  |
| A      | 2.40       | 2.65  | .094     | .104 |
| A1     | 0.10       | 0.30  | .004     | .012 |
| A2     | 2.24       | 2.44  | .088     | .096 |
| В      | 0.36       | 0.46  | .014     | .018 |
| С      | 0.23       | 0.30  | .009     | .012 |
| D      | 11.40      | 11.75 | .449     | .463 |
| E      | 7.40       | 7.60  | .291     | .299 |
| 8      | 1.27 TYP   |       | .050 TYP |      |
| Н      | 10.00      | 10.65 | .394     | .419 |
| h      | 0.30       | 0.40  | .012     | .016 |
| L      | 0.60       | 1.00  | .024     | .039 |
| Q1     | 0.97       | 1.07  | .038     | .042 |


18-Pin SOIC Package Diagram

3-67



## **PACKAGE INFORMATION (Continued)**






| SYMBOL     | MILLIMETER |       | INCH     |      |
|------------|------------|-------|----------|------|
|            | MIN        | MAX   | MIN      | MAX  |
| A          | 2.40       | 2.65  | .094     | .104 |
| A1         | 0.10       | 0.30  | .004     | .012 |
| A2         | 2.24       | 2.44  | .088     | .096 |
| В          | 0.36       | 0.46  | .014     | .018 |
| С          | 0.23       | 0.30  | .009     | .012 |
| D          | 12.60      | 12.95 | .496     | .510 |
| E          | 7.40       | 7.60  | .291     | .299 |
| <b>(5)</b> | 1.27 TYP   |       | .050 TYP |      |
| H          | 10.00      | 10.65 | .394     | .419 |
| h          | 0.30       | 0.40  | .012     | .016 |
| Ł          | 0.60       | 1.00  | .024     | .039 |
| Q1         | 0.97       | 1.07  | .038     | .042 |

CONTROLLING DIMENSIONS : MM LEADS ARE COPLANAR WITHIN .004 INCH.

20-Pin SOIC Package Diagram



NOTES:


1. CONTROLLING DIMENSIONS : INCH
2. LEADS ARE COPLANAR WITHIN .004 IN.
3. DIMENSION : MM.
INCH

| SYMBOL | MILLIMETER |       | INCH     |      |
|--------|------------|-------|----------|------|
|        | MIN        | MAX   | MIN      | MAX  |
| A      | 4.27       | 4.57  | .168     | .180 |
| AI     | 2.67       | 2.92  | .105     | .115 |
| D/E    | 17.40      | 17.65 | .685     | .695 |
| DL/E1  | 16.51      | 16.66 | .650     | .656 |
| DS     | 15.24      | 16.00 | ,600     | .630 |
| _      | L27 TYP    |       | .050 TYP |      |

44-Pin PLCC Package Diagram



## **PACKAGE INFORMATION (Continued)**



| SYMBOL   | MILLIMETER |       | INCH     |      |
|----------|------------|-------|----------|------|
| 3 INBUL  | MIN        | MAX   | MIN      | MAX  |
| A1       | 0.05       | 0.25  | .002     | .010 |
| A2       | 2.00       | 2.25  | .07B     | .089 |
| b        | 0.25 -     | 0.45  | .010     | .018 |
| c        | 0.13       | 0.20  | .005     | .008 |
| ΗD       | 13.70      | 14.30 | .539     | .563 |
| D        | 9.90       | 10.10 | .390     | .398 |
| HE       | 13.70      | 14.30 | .539     | .563 |
| E        | 9.90       | 10.10 | .390     | .398 |
| <b>E</b> | 0.90 TYP   |       | .031 TYP |      |
| L .      | 0.60       | 1.20  | .024     | .047 |

44-Pin QFP Package Diagram

44-pin QFP

Z86L7208FSC

Z86L7608FSC

# ORDERING INFORMATION

## Z86L70/71/72/75/76

## 8.0 MHz

 18-pin DIP
 20-pin DIP
 40-pin DIP

 Z86L7008PSC
 Z86L7108PSC
 Z86L7208PSC

 Z86L7508PSC
 Z86L7608PSC

 18-pin SOIC
 20-pin SOIC
 44-pin PLCC

 Z86L7008SSC
 Z86L7108SSC
 Z86L7208VSC

 Z86L7608SSC
 Z86L7608VSC

For fast results, contact your local Zilog sales office for assistance in ordering the part desired.

#### Codes

## **Package**

P = Plastic DIP F = Plastic Quad Flat Pack V = Plastic Chip Carrier

## **Temperature**

 $S = 0^{\circ}C$  to  $+70^{\circ}C$ 

## Speed

08 = 8.0 MHz

#### **Environmental**

C = Plastic Standard

## Example:

