

# Z86L73/74/77 24/32K ROM

ZILOG INFRARED REMOTE CONTROLLER (ZIRC™)

#### **FEATURES**

- ROM/Package Options:
  - Z86L77 24K ROM 1K Byte RAM 40-Pin DIP or PLCC/QFP
  - Z86L73 32K ROM, 1K RAM, 40-Pin DIP or 44-Pin PLCC/QFP
  - Z86L74 32K ROM, 1K RAM 64-Pin DIP or 68-Pin PLCC
- 2.0V to 3.9V Operating Range (8.0 MHz)
- Low Power Consumption 40 mW (Typical)
- Two Standby Modes (Typical)
  - STOP 2 μA
  - HALT 0.8 mA
- All Digital Inputs are CMOS Levels
- 1K Bytes of RAM (1004 General-Purpose)
- Expanded Register File Control Registers
- Automatic External ROM Access Beyond 32K
- Special Architecture to Automate Both Generation and Reception of Complex Pulses or Signals:
  - One Programmable 8-Bit Counter/Timer with Two Capture Registers
  - One Programmable 16-Bit Counter/Timer with One Capture Register
  - Programmable Input Glitch Filter for Pulse Reception

- Five Priority Interrupts
  - Three External
  - Two Assigned to Counter/Timers
- Low Voltage Detection and Protection
- Programmable Watch-Dog/Power-On Reset Circuits
- Two Independent Comparators with Programmable Interrupt Polarity
- On-Chip Oscillator that Accepts a Crystal, Ceramic Resonator, LC, RC, or External Clock Drive
- Mask Selectable 200 kOhms Pull-Ups on Ports 0, 2, 3
  - All Eight Port 2 Bits at One Time or Not
  - Pull-Ups Automatically Disabled Upon Selecting Individual Pins as Outputs.
- Maskable Mouse/Trackball Interface on P00 Through P03.
- LED Drive Capability on Port 5.
- 768 Bytes of RAM is Program/Instruction Accessible

#### **GENERAL DESCRIPTION**

The ZIRC™ (Z86L7X) family of IR (Infrared) CCP™ (Consumer Controller Processor) Controllers are ROM-based members of the Z8® single-chip microcontroller family with 1K/768/256/128 bytes of general-purpose RAM. The only differentiating factor between the nine versions is the availability of RAM, ROM, and package options. The Z86L73/74/77 provide the high-end of the ROM/RAM and I/O options. The ZIRC™ family of ROM devices (L72/L73/77

versions) offers the use of external memory which enables this Z8 microcontroller to be used where code flexibility is required. Zilog's CMOS microcontrollers offer fast execution, efficient use of memory, sophisticated interrupts, input/output bit manipulation capabilities, automated pulse generation/reception, and easy hardware/software system expansion along with low cost and low power consumption.

4-1



### **GENERAL DESCRIPTION** (Continued)

The Z86L7X architecture is based on Zilog's 8-bit microcontroller core with an Expanded Register File to allow access to register mapped peripherals, I/O circuits, and powerful counter/timer circuitry. The CCP offers aflexible I/O scheme, an efficient register and address space structure, and a number of ancillary features that are useful in many consumer, automotive, computer peripheral, and battery operated hand-held applications.

CCP™ applications demand powerful I/O capabilities. The Z86L7X family fulfills this with nine package options in which the L73/L74/T7 versions provide 31 and 51 pins respectively of dedicated input and output. These lines are grouped into four ports for the L73/T7 and seven ports for the L74. Each port consists of eight lines (Port 3 has seven lines and Port 6 has four lines) and is configurable under software control to provide timing, status signals, parallel I/O with or without handshake, and an address/data bus for interfacing external memory. The lower pin count versions (Z86L70/T1/T2/T5/T6) reduces the I/O count as shown in the pin descriptions wille maintaining hardware and software compatibility, thereby providing the user a wide spectrum of I/O options without major rework/changes when migrating to different family versions.

There are four basic address spaces available to support a wide range of configurations: Program Memory, Regis-

ter File, Data Memory, and Expanded Register File. The Register File for the Z86L73/74/77 is composed of 1K bytes of RAM. It includes four I/O port registers, ten control and status registers, and the rest are general purpose registers. The Expanded Register File consists of three register groups.

To unburden the program from coping with such real-time problems as generating complex waveforms or receiving and demodulating complex waveform/pulses, the Z86L7X family offers a new intelligent counter/timer architecture with 8-bit and 16-bit counter/timers (Figure 1). Also included are a large number of user-selectable modes, and two on-board comparators to process analog signals with separate reference voltages (Figure 2).

#### Notes:

All Signals with a preceding front slash, "/", are active Low, e.g., B//W (WORD is active Low); /B/W (BYTE is active Low, only).

Power connections follow conventional descriptions below:

Connection	Circuit	Device
Power	V <sub>cc</sub>	V <sub>DD</sub>
Ground	GND	V <sub>SS</sub>




Figure 1. Counter/Timer Block Diagram

4-2

9984043 0033315 356 🖼




Figure 2. Functional Block Diagram



### PIN DESCRIPTION




Figure 4. 64-Pin DIP Pin Assignments




Figure 5. 44-Pin PLCC **Pin Assignments** 




Figure 6. 44-Pin QFP **Pin Assignments** 



### **PIN DESCRIPTION**




Figure 7. Z86L74 68-Pin PLCC Pin Assignments



## PIN DESCRIPTION (Continued)

Table 1. Pin Identification

40-Pin DIP#	44-Pin PLCC#	44-Pin QFP#	Symbol	Direction	Description
26	40	23	P00	Input/Output	Port 0 is Nibble Programmable.
27	41	24	P01	Input/Output	Port 0 can be configured as
30	44	27	P02	Input/Output	A15-A8 external program
34	5	32	P03	Input/Output	ROM Address Bus.
5	17	44	P04	Input/Output	Port 0 can be configured as a
6	18	1	P05	Input/Output	mouse/trackball input.
7	19	2	P06	Input/Output	modse/trackbair input.
10	22	5	P07	Input/Output	
10		5	FU/	InbanOdibar	
28	42	25	P10	Input/Output	Port 1 is byte programmable.
29	43	26	P11	Input/Output	Port 1 can be configured as
32	3	30	P12	Input/Output	multiplexed A7-A0/D7-D0
33	4	31	P13	Input/Output	external program ROM
8	20	3	P14	Input/Output	Address/Data Bus.
9	21	4	P15	Input/Output	
12	25	8	P16	Input/Output	
13	26	9	P17	Input/Output	
35	6	33	P20	Input/Output	Port 2 pins are individually
36	7	34	P21	Input/Output	configurable as input or output.
37	8	35	P22	Input/Output	comgarable as input of calpai.
38	9	36	P23	Input/Output	
39	10	37	P24	Input/Output	
2	14	41	P25	Input/Output	
3	15	42	P26	Input/Output	
4	16	43	P27	Input/Output	
16	29	12	P31	Input	IRQ2/Modulator input
17	30	13	P32	Input	IRQ0
18	31	14	P33	Input	IRQ1
19	32	15	P34	Output	T8 output
22	36	19	P35	Output	T16 output
24	38	21	P36	Output	T8/T16 output
23	37	20	P37	Output	10,110 output
20	33	16	/AS	Output	Address Strobe
40	11	38	/DS	Output	Data Strobe
1	13	40	R//W	Output	Read/Write
21	35	18	/RESET	Input	Reset
15	28	11	XTAL1	Input	Crystal, Oscillator Clock
14	27	10	XTAL2	Output	Crystal, Oscillator Clock
11	23, 24	6, 7	VDD	Output	Power Supply
31	1, 2, 34	17, 28, 29	V DD		Ground
25	39	22	V <sub>ss</sub> Pref1	Input	Comparator 1 Reference
12	39	R//RL	LIGII	ROM//ROMless	Comparator i nelelelice



### PIN DESCRIPTION (Continued)

Table 2. Z86L74 64-Pin DIP Pin Identification

Pin #	Symbol	Function	Direction
1	P44	Port 4, Pin 4 Power Supply Port 4, Pin 5 Crystal, Oscillator Clock Crystal, Oscillator Clock	In/Output
2	V <sub>cc</sub>		Input
3	P45		In/Output
4	XTAL2		Output
5	XTAL1		Input
6	P37	Port 3, Pin 7	Output
7	P30	Port 3, Pin 0	Input
8	N/C	Not Connected	Input
9	/RESET	Reset	Input
10	R//W	Read/Write	Output
11	/DS	Data Strobe	Output
12-13	P47-P46	Port 4, Pins 6,7	In/Output
14	/AS	Address Strobe	Output
15	P35	Port 3, Pin 5	Output
16	R//RL	ROM/ROMIess control	Input
17	GND	Ground	Input
18	P32	Port 3, Pin 2	Input
19-20	P51-P50	Port 5, Pins 0,1	In/Output
21-28	P07-P00	Port 0, Pins 0,1,2,3,4,5,6,7	In/Output
29	V <sub>cc</sub>	Power Supply	Input
30-33	P52-P55	Port 5, Pins 2,3,4,5	In/Output
34-35	P11-P10	Port 1, Pins 0,1	In/Output
36-37	P57-P56	Port 5, Pins 6,7	In/Output
38-43	P17-P12	Port 1, Pins 2,3,4,5,6,7	In/Output
44-45	P63-P62	Port 6, Pins 3,2	In/Output
46	P34	Port 3, Pin 4	Output
47	P33	Port 3, Pin 3	Input
48	GND	Ground	Input
49-50	P21-P20	Port 2, Pins 0,1	In/Output
51-52	P61-P60	Port 6, Pins 1,0	In/Output
53-58	P27-P22	Port 2, Pins 2,3,4,5,6,7	In/Output
59-60	P41-P40	Port 4, Pins 0,1	In/Output
61	P31	Port 3, Pin 1	Input
62	P36	Port 3, Pin 6	Output
63	P42	Port 4, Pin 2	In/Output
64	P43	Port 4, Pin 3	In/Output

Table 3. Z86L74 68-Pin PLCC Pin Identification

Pin #	Symbol	Function	Direction
1-2	P44-P43	Port 4, Pins 3,4	In/Output
3	V <sub>cc</sub>	Power Supply	Input
4	P45	Port 4, Pin 5	In/Output
5	XTAL2	Crystal, Oscillator Clock	Output
6	XTAL1	Crystal, Oscillator Clock	Input
7	P37	Port 3, Pin 7 Port 3, Pin 0 Reset Read/Write Port 0 Data Strobe	Output
8	P30		Input
9	/RESET		Input
10	R//W		Output
11	/P0DS		Output
12	/DS	Data Strobe	Output
13-14	P47-P46	Port 4, Pins 6,7	In/Output
15	/P1DS	Port 1, Data Strobe	Output
16	/AS	Address Strobe	Output
17	/DTIMER	DTIMER	Input
18	P35	Port 3, Pin 5	Output
19	R//RL	ROM/ROMIess control	Input
20	GND	Ground	Input
21	P32	Port 3, Pin 2	Input
22-23	P51-P50	Port 5, Pins 0,1	In/Output
24-31	P07-P00	Port 0, Pins 0,1,2,3,4,5,6,7	In/Output
32	V <sub>cc</sub>	Power Supply	Input
33-36	P55-P52	Port 5, Pins 2,3,4,5	In/Output
37-38	P11-P10	Port 1, Pins 0,1	In/Output
39-40	P56-P57	Port 5, Pins 6,7	In/Output
41-46	P17-P12	Port 1, Pins 2,3,4,5,6,7	In/Output
47-48	P63-P62	Port 6, Pins 3,2	In/Output
49	P34	Port 3, Pin 4	Output
50	P33	Port 3, Pin 3	Input
51	GND	Ground	Input
52	/SYNC	Synchronization	Output
53	SCLK	System Clock	Output
54-55	P21-P20	Port 2, Pins 0,1	In/Output
56-57	P60-P61	Port 6, Pins 1,0	In/Output
58-63	P27-P22	Port 2, Pins 2,3,4,5,6,7	In/Output
64-65	P41-P40	Port 4, Pins 0,1	In/Output
66	P31	Port 3, Pin 1	Input
67	P36	Port 3, Pin 6	Output
68	P42	Port 4, Pin 2	In/Output



### **FUNCTIONAL DESCRIPTION**

**/DS** (Output, active Low). Data Strobe is activated once for each external memory transfer. For a READ operation, data must be available prior to the trailing edge of /DS. For WRITE operations, the falling edge of /DS indicates that output data is valid.

**IAS** (Output, active Low). Address Strobe is pulsed once at the beginning of each machine cycle. Address output is through Port 0/Port 1 for all external programs. Memory address transfers are valid at the trailing edge of /AS. Under program control, /AS is placed in the high-impedance state along with Ports 0 and 1, Data Strobe, and Read/Write.

**XTAL1** Crystal 1 (time-based input). This pin connects a parallel-resonant crystal, ceramic resonator, LC, or RC network or an external single-phase clock to the on-chip oscillator input.

**XTAL2** Crystal 2(time-based output). This pin connects a parallel-resonant, crystal, ceramic resonant, LC, or RC network to the on-chip oscillator output.

**R//W** Read/Write (output, write Low). The R//W signal is Low when the CCP is writing to the external program or data memory.

**R/RL** (output, write Low). This pin, when connected to GND, disables the internal ROM and forces the device to function as a ROMless Z8. (Note that, when left unconnected or pulled high to  $V_{\rm cc}$ , the part functions normally as a Z8 ROM version.)

**Port 0** (*P07-P00*). Port 0 is an 8-bit, bi-directional, CMOS compatible port. These eight I/O lines are configured under software control as a nibble I/O port, or as an address port for interfacing external memory. The output drivers are push-pull. Port 0 is placed under handshake control. In this configuration, Port 3, lines P32 and P35 are used as the handshake control /DAV0 and RDY0. Handshake signal direction is dictated by the I/O direction to Port 0 of the upper nibble P07-P04. The lower nibble must have the same direction as the upper nibble.

For external memory references, Port 0 can provide address bits A11-A8 (lower nibble) or A15-A8 (lower and upper nibble) depending on the required address space. If the address range requires 12 bits or less, the upper nibble of Port 0 can be programmed independently as I/O while the lower nibble is used for addressing. If one or both nibbles are needed for I/O operation, they must be configured by writing to the Port 0 mode register. After a hardware reset, Port 0 is configured as an input port.


Port 0 is set in the high-impedance mode if selected as an address output state along with Port 1 and the control signals /AS, /DS, and R//W (Figure 8).

Port 00-03 can be programmed to allow direct interface to mouse/trackball IR sensors. POIM, DI, DO = 11 will enable the trip Point Buffers on these inputs.

An optional 200 kOhms pull-up is available as a mask option on all bits for the E73 and L72/73/77 versions and on P00 and P07 only for the L71 version.

These pull-ups are disabled when configured (bit by bit) as an output.





\*\*\* Refer to the Z86C17 specification for application information in utilizing these inputs in a mouse or trackball application.

Figure 8. Port 0 Configuration

Port 1 (P17-P10). Port 1 is a multiplexed Address (A7-A0) and Data (D7-D0), CMOS compatible port. Port 1 is dedicated to the Zilog ZBus®-compatible memory interface. The operations of Port 1 are supported by the Address Strobe (/AS) and Data Strobe (/DS) lines, and by the Read/ Write (R/W) and Data Memory (/DM) control lines. Data

memory read/write operations are done through this port

(Figure 9). If more than 256 external locations are required. Port 0 outputs the additional lines.

Port 1 can be placed in the high-impedance state along with Port 0, /AS, /DS, and R//W, allowing the Z86L7X to share common resources in multiprocessor and DMA applications.




Figure 9. Port 1 Configuration



**Port 2** (*P27-P20*). Port 2 is an 8-bit, bi-directional, CMOS compatible I/O port. These eight I/O lines can be independently configured under software control as inputs or outputs. Port 2 is always available for I/O operation. A mask option is available to connect eight 200 kOhms (±50%) pull-up resistors on this port. Bits programmed as outputs are globally programmed as either push-pull or open-drain. Port 2 may be placed under handshake control. In this configuration, Port 3 lines, P31 and P36 are used as the handshake controls lines /DAV2 and RDY2. The

handshake signal assignment for Port 3, lines P31 and P36 is dictated by the direction (input or output) assigned to Bit 7, Port 2 (Figure 10). The CCP wakes up with the eight bits of Port 2 configured as inputs with open-drain outputs.

Port 2 also has an 8-bit input OR and an AND gate which can be used to wake up the part (Figure 38). P20 can be programmed to access the edge selection circuitry (Figure 20).




Figure 10. Port 2 Configuration



**Port 3** (*P37-P31*). Port 3 is a 7-bit, CMOS compatible three fixed input and four fixed output port. Port 3 consists of three fixed input (P33-P31) and four fixed output (P37-P34), and can be configured under software control for Input/Output, Interrupt, Port handshake, Data Memory and P33 are standard CMOS inputs; outputs are push-pull, except for P34 and P35 which are controlled by P3M, D0.

Two on-board comparators process analog signals on P31 and P32 with reference to the voltage on Pref1 and P33. The analog function is enabled by programming the Port 3 Mode Register (bit 1). P31 and P32 are programmable as rising, falling, or both edge triggered interrupts (IRQ register bits 6 and 7). Pref1 and P33 are the compara-

tor reference voltage inputs. Access to the edge detection circuit is through P31 or P20. Handshake lines Ports 0, 1, and 2 are available on P31 through P36. Pref2 (P33) will be in common to both comparators for lower pin count ZIRC versions and separate for versions L72/77.

Port 3 provides the following control functions: handshake for Ports 0, 1, and 2 (/DAV and RDY); four external interrupt request signals (IRQ3-IRQ0); Data Memory Select (/DM) (Table 4).

Port 3 also provides output for each of the counter/timers and the AND/OR Logic. Control is performed by programming bits D5-D4 of CTRI, bit 0 of CTR0 and bit 0 of CTR2.

Table 4. Pin Assignments

1/0	С/Т	Comp.	int.	P0 HS	P1 HS	P2 HS	Ext
IN		RF1					
IN	ISP	AN1	IRQ2			D/R	
IN		AN2	IRQ0	D/R			
IN		RF2	IRQ1		D/R		
OLIT		A01			B/D		DM
		7.01		R/D	, ,, _		
				. , _		R/D	
	. 5, 10	A02					
		· · - · -					
	IN IN IN	IN ISP IN IN IN IN IN IN THE IN IN IN THE IN	IN ISP AN1 IN AN2 IN RF2  OUT T8 A01 OUT T16 OUT T8/16 OUT A02	IN ISP AN1 IRQ2 IN AN2 IRQ0 IN RF2 IRQ1  OUT T8 A01 OUT T16 OUT T8/16 OUT A02	IN RF1 IN ISP AN1 IRQ2 IN AN2 IRQ0 D/R IN RF2 IRQ1  OUT T8 A01 OUT T16 R/D OUT T8/16 OUT A02	IN	IN ISP AN1 IRQ2 D/R IN AN2 IRQ0 D/R IN RF2 IRQ1 D/R  OUT T8 A01 R/D  OUT T16 R/D  OUT T8/16  OUT A02

#### Notes:

HS = Handshake Signals

D = /DAV


R = RDY

Comparator Inputs. Port 3, P31 and P32 all have a comparator front end. The comparator reference voltages are on P33 and Pref1. The internal P33 register and its corresponding IRQ1 is connected to the Stop-Mode Recovery source selected by the SMR. In this mode, any of the Stop-Mode Recovery sources can be used to toggle the P33 bit or generate IRQ1. In digital mode, P33 can be used as a Port 3 register input or IRQ1 for P33 (Figure 12).

**Comparator Outputs.** These may be programmed to be outputted on P34 and P37 through the PCON register (Figure 11).

RESET (Input, active Low). Initializes the MCU. Reset is accomplished either through Power-On, Watch-Dog Timer, Stop-Mode Recovery, Low Voltage detection, or external reset. During Power-On Reset and Watch-Dog Timer Reset, the internally generated reset drives the reset pin Low for the POR time. Any devices driving the reset line should be open-drain in order to avoid damage from a possible conflict during reset conditions. Pull-up is provided internally. There is no condition internal to the L7X that will not allow an external reset to occur.





- \* Reset condition.
- \*\* Available only on L72 and E72 versions. REF2 available only on L70 and L71.

Figure 11. Port 3 Configuration

After the POR time, /RESET is a Schmitt-triggered input. To avoid asynchronous and noisy reset problems, the Z86L7X is equipped with a reset filter of four external clocks (4TpC). If the external reset signal is less than 4TpC in duration, no reset occurs. On the fifth clock after the reset is detected, an internal RST signal is latched and held for an internal register count of 18 external clocks, or for the duration of the external reset, whichever is longer.

During the reset cycle, /DS is held active Low while /AS cycles at a rate of TpC/2. Program execution begins at location 000CH, 5-10 TpC cycles after the RST is released. For Power-On Reset, the typical reset output time is 5 ms. The Z86L7X does not reset WDTMR, SMR, P2M, or P3M registers on a Stop-Mode Recovery operation.




Figure 12. Port 3 Configuration






Figure 13. Port 3 Configuration



**Port 4** (P47-P40). Port 4 is an 8-bit, bit programmable, bidirectional, CMOS compatible port. Each of these eight I/O lines can be independently programmed as an input or output or globally as an open-drain output. Port 4 is always available for I/O operation (Figure 14). Port address (F)02.

Port 5 (P57-P50). Same as Port 4. Port address (F)04.

**Port 6** (P63-P60). Same as Port 4. (**Note:** this is a 4-bit port, bits D3-D0.) Port address (F)07.




Figure 14. Port 4 Configuration



The Z8® CCP incorporates special functions to enhance the Z8's functionality in consumer and battery operated applications.

Reset. The device is reset in one of the following conditions:

- Power-On Reset
- Watch-Dog Timer
- Stop-Mode Recovery Source
- Low Voltage Detection
- External Reset

**Program Memory.** The Z86L73/74/77 addresses up to 24K/32 Kbytes of internal program memory, with the remainder being external memory (Figure 15). The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain five 16-bit vectors that correspond to the five available interrupts. Addresses of 24K/32K consist of on-chip mask-programmed ROM. At addresses 32K and greater, the Z86L73/L74 executes external programmemory fetches (refer to external memory timing specifications).

Note: The Z86L77 will not work on accesses between 24K and 32K but will access external memory only above 32K as described above.

**RAM.** The Z86L73/77 and Z86L74 versions have 1 Kbyte RAM. 256 of them are in the register file. The other 768 bytes are mapped into the External ROM address between 65023 through 64767. Accessing the 768 bytes is accomplished through the LDE instructions.

Note: This additional 768 bytes of RAM may also be utilized for instruction code memory.




Figure 15. Program Memory Map




Figure 16. Data Memory Map

External Data Memory (/DM). The Z86L73/74/77 addresses up to 32/56 Kbytes of external data memory beginning at location 000CH (Figure 16). External data memory is included with, or separated from, the external program memory space. /DM, an optional I/O function that is programmed to appear on P34, is used to distinguish between data and program memory space. The state of the /DM signal is controlled by the type of instruction being executed. An LDC opcode references PROGRAM (/DM inactive) memory, and an LDE instruction references data (/DM active Low) memory.

Expanded Register File. The register file has been expanded to allow for additional system control registers, and for mapping of additional peripheral devices along with I/O ports into the register address area. The Z8 register address space R0 through R15 has now been implemented as 16 groups of 16 registers per group. These register groups are known as the ERF (Expanded Register File). Bits 7-4 of register RP select the working register group. Bits 3-0 of register RP select the expanded register group (Figure 17).

The upper nibble of the register pointer (Figure 19) selects which group of 16 bytes in the register file, out of the full 256, will be accessed. The lower nibble selects the expanded register file bank and, in the case of the ZIRC family. Banks F and D are implemented. A 0H in the lower nibble will allow the normal register file to be addressed, but any other value from 1H to FH will exchange the lower 16 registers in favor of an expanded register group of 16 reaisters.

### For example:

Z86L73: (See Figure 17)

But if:

The counter/timers are mapped into ERF group D. Access is easily done using the following example:

LD	RP, #0DH	Select ERF D for access and
		register Bank 0 as
		the working register group
LD	R0,#xx	access CTRL0
LD	1, #xx	access CTRL1
LD	RP, #7DH	Select expanded register group
		(ERF) group D for access and
		register Bank 7 as the working
		register bank
LD	R1, 2	CTRL2 → register 71H



#### Z8® STANDARD CONTROL REGISTERS RESET CONDITION D7 D6 D5 D4 D3 D2 D1 D0 REGISTER\*\* REGISTER POINTER FF SPL 7 6 5 4 3 2 1 0 FE SPH υυ ט ט ט ט U FD 0 0 0 0 0 ٥ 0 0 Expanded Register Group Pointer Working Register Group Pointer U ٥ UUUU U FC FLAGS U FB IMR υ υU υυ IRQ 0 0 0 0 0 IPR υ ų ٥ υυ υ υ F8 P01M 0 0 0 0 F7 РЗМ ٥ 0 0 0 0 0 F6 P2M 1 1 1 F5 u u u u u U υ Reserved Z8 Register File\*\* F4 Ü U U U U U U Reserved F3 Reserved c U U U U U υ U F2 U ט ט ט ט ט ט U Beserved F1 Reserved 0 0 0 0 0 0 0 ٥ FO Reserved U 0 ٥ 0 U 0 0 EXPANDED REG. GROUP (F) REGISTER\*\* RESET CONDITION U U U 0 1 1 0 (E) OF WINTMR (F) 0E Reserved 0 U 0 (F) 0D SMR2 ٥ 0 U U (F) 0B 0 0 1 0 0 0 U o (F) 0A ICE (F) 09 Р6М (F) 0E PAD (F) 07 P45M (F) 06 (F) 05 P5D (F) 03 P4D (F) 02 U υ υ U U (F) 00 U **PCON** EXPANDED REG. GROUP (D) REGISTER\* RESET CONDITION EXPANDED REG. GROUP (0) (D) 0C Reserved REGISTER\*\* RESET CONDITION (D) 0B 0 0 0 0 0 0 υ (0) 03 Р3 0 0 0 0 0 0 0 0 (D) 0A L08 0 0 0 0 0 0 0 (0) 02U U U U U υ U U (D) 09 HI16 ט ט ט ט U U Ü U C c υ υ U υ (0) 01 (D) 08 L016 U U U U U U (0) 00 U (D) 07 TC16H U 0 0 0 0 0 (D) 06 TC16l 0 0 0 0 0 0 u U = Unknown (D) 05 тсен 0 0 0 0 0 0 \* Will not be reset with a Stop-Mode Recovery υ \*\* All addresses are in Haxadecimal (D) 04 TC8L UUUU u † Will not be reset with a Stop-Mode Recovery except Bit 0. (D) 03 Reserved (D) 02 CTR<sub>2</sub> 0 0 0 0 0 \*1 L71 = 1 instead of 0 as shown. All other versions work as shown. 0 0 0 0 0 0 ΰ (D) 01 CTR<sub>1</sub> 0' L72/E72 will be 0 and L71 is undefined (D) 00 CTR<sub>0</sub> υV 0 υ υ

Figure 17. Expanded Register File Architecture






Figure 18. Register Pointer Register

Register File. The register file consists of four I/O port registers, 1K general-purpose registers with 15 control and status registers (R3-R0, R239-R4, and R255-R240, respectively), plus three Expanded Register Groups (0, D, and F) which reside in the expanded register group. Instructions can access registers directly or indirectly through an 8-bit address field. This allows a short, 4-bit register address using the Register Pointer (Figure 19). In the 4-bit mode, the register file is divided into 16 working register groups, each occupying 16 continuous locations. The Register Pointer addresses the starting location of the active working register group.

**Note:** Register Bank E0-EF is only accessed through working registers and indirect addressing modes.

**Stack.** The Z86L7X external data memory or the internal register file is used for the stack. An 8-bit Stack Pointer (R255) is used for the internal stack that resides within the general-purpose registers (R4-R1023). SPH is used as a general-purpose register only when using internal stacks.

**Note:** When SPH is used as a general-purpose register and Port 0 is in address mode, the contents of SPH will be loaded into Port 0 whenever the internal stack is accessed.




Figure 19. Register Pointer



### **COUNTER/TIMER REGISTER DESCRIPTION**

Expanded Register Group D				
(D)%0C	Reserved	(D)%05	TC8H	
(D)%0B	HI8	(D)%04	TC8L	
(D)%0A	LO8	(D)%03	Reserved	
(D)%09	HI16	(D)%02	CTR2	
(D)%08	LO16	(D)%01	CTR1	
(D)%07	TC16H	(D)%00	CTR0	
(D)%06	TC16L			

### **Register Description**

HI8(D)%0B: Holds the captured data from the output of the 8-bit Counter/Timer0. This register is typically used to hold the number of counts when the input signal is 1.

Field	Bit Position	1	Value	Description	
T8_Capture_HI	76543210	R W		Captured Data No Effect	

**L08(D)%0A:** Holds the captured data from the output of the 8-bit Counter/Timer0. This register is typically used to hold the number of counts when the input signal is 0.

Field	Bit Position		Value	Description	
T8_Capture_L0	76543210	R		Captured Data	
_ , _		W		No Effect	

**HI16(D)%09:** Holds the captured data from the output of the 16-bit Counter/Timer16. This register holds the MS-Byte of the data.

Field	Bit Position	Value	Description
T16_Capture_HI	76543210 R W		Captured Data No Effect

L016(D)%08: Holds the captured data from the output of the 16-bit Counter/Timer16. This register holds the LS-Byte of the data.

Field	Bit Position	<u> </u>	Value	Description	
T16_Capture_LO	76543210	R W		Captured Data No Effect	

### **COUNTER/TIMER REGISTER DESCRIPTION** (Continued)

TC16H(D)%07: Counter/Timer2 MS-Byte Hold Register.

Field	Bit Position	Value	Description
T16_Data_HI	765 <b>4</b> 3210 R/W		Data

TC16L(D)%06: Counter/Timer2 LS-Byte Hold Register.

Field	Bit Position	Value	Description	
T16_Data_LO	76543210 F	i/W	Data	

TC8H(D)%05: Counter/Timer8 High Hold Register.

Field	Bit Position	Value	Description	
T8_Level_HI	76543210 R/W		Data	

TC8L(D)%04: Counter/Timer8 Low Hold Register.

Field	Bit Position		Value	Description	
T8_Level_LO	76543210	R/W		Data	

CTR0 (D)00: Counter/Timer8 Control Register.

Field	Bit Position		Value	Description
T8_Enable	7	R	0*	Counter Disabled
_			1	Counter Enabled
		W	0	Stop Counter
			1	Enable Counter
Single/Modulo-N	-6	R/W	0*	Modulo-N
			1	Single Pass
Time_Out	5	R	0	No Counter Time-Out
_			1	Counter Time-Out Occurred
		W	0	No Effect
			1	Reset Flag to 0
T8_Clock	43	R/W	0.0*	SCLK
_			0 1	SCLK/2
			10	SCLK/4
			11	SCLK/8
Capture_INT_MASK	2	R/W	0	Disable Data Capture Int.
			1	Enable Data Capture Int.
Counter_INT_Mask	1-	R/W	0	Disable Time-Out Int.
			1	Enable Time-Out Int.
P34_Out	0	R/W	0	P34 as Port Output
			1	T8 Output on P34

#### Notes:

4-23

<sup>\*</sup> Indicates the value upon Power-On Reset.



### **COUNTER/TIMER REGISTER DESCRIPTION** (Continued)

CTR0: Counter/Timer8 Control Register Description

T8 Enable. This field enables T8 when set (written) to 1.

**Single/Modulo-N.** When set to 0 (modulo-n), the counter reloads the initial value when the terminal count is reached. When set to 1 (single pass), the counter stops when the terminal count is reached.

**Time-Out.** This bit is set when T8 times out (terminal count reached). To reset this bit, a 1 should be written to this location. *This is the only way to reset this status condition, therefore, care should be taken to reset this bit prior to using/enabling the counter/timers.* 

#### Note:

Care must be taken when utilizing the OR or AND commands to manipulate CTR0, bit 5 and CTR1, bits 0 and 1

(Demodulation Mode). These instructions use a Read-Modify-Write sequence in which the current status from the CTR0 and CTR1 registers will be ORed or ANDed with the designated value and then written back into the registers. Example: When the status of bit 5 is 1, a reset condition will occur.

**T8 Clock.** Defines the frequency of the input signal to T8.

**Capture\_INT\_Mask.** Set this bit to allow interrupt when data is captured into either LO8 or HI8 upon a positive or negative edge detection in demodulation mode.

**Counter\_INT\_Mask.** Set this bit to allow interrupt when T8 has a time out.

**P34\_Out.** This bit defines whether P34 is used as a normal output pin or the T8 output.



Field	Bit Position		Value	Description
Mode	7	R/W	0	Transmit Mode
Mode	,	17/ 77	1	Demodulation Mode
P36_Out/	-6	R/W	·····	Transmit Mode
	-0	T-/ VV	0	
Demodulator_Input				Port Output
			1	T8/T16 Output
			_	Demodulation Mode
			0	P31
			1	P20
T8/T16_Logic/	54	R/W		Transmit Mode
Edge _Detect			00	AND
• –			01	OR
			10	NOR
			11	NAND
			* *	Demodulation Mode
			00	Falling Edge
			01	Rising Edge
			10	Both Edges
			11	Reserved
Transmit_Submode/	32	RW		Transmit Mode
Glitch_Filter	52	11/44	00	Normal Operation
GIIICII_FIII(ei			01	Ping-Pong Mode
			10	T16_Out = 0
			11	T16_Out = 1
			00	Demodulation Mode
			00	No Filter
			01	4 SCLK Cycle
			10	8 SCLK Cycle
			11	16 SCLK Cycle
Initial_T8_Out/	1-			Transmit Mode
Rising_Edge		R/W	0	T8_OUT is 0 Initially
			1	T8_OUT is 1 Initially
				Demodulation Mode
		R	0	No Rising Edge
			1	Rising Edge Detected
		W	0	No Effect
			1	Reset Flag to 0
Initial_T16_Out/	0			Transmit Mode
Falling _Edge		R/W	0	T16_OUT is 0 Initially
			1	T16_OUT is 1 Initially
			•	Demodulation Mode
		R	0	No Falling Edge
			1	Falling Edge Detected
		147	,	No Effect

No Effect Reset Flag to 0

W

0



### COUNTER/TIMER REGISTER DESCRIPTION (Continued)

### **CTR1 Register Description**

**Mode.** If it is 0, the Counter/Timers are in the transmit mode, otherwise they are in the demodulation mode.

**P36\_Out/Demodulator\_Input.** In Transmit Mode, this bit defines whether P36 is used as a normal output pin or the combined output of T8 and T16.

In Demodulation Mode, this bit defines whether the input signal to the Counter/Timers is from P20 or P31.

**T8/T16\_LogIc/Edge\_Detect.** In Transmit Mode, this field defines how the outputs of T8 and T16 are combined (AND, OR, NOR, NAND).

In Demodulation Mode, this field defines which edge should be detected by the edge detector.

**Transmit\_Submode/Glitch Filter.** In Transmit Mode, this field defines whether T8 and T16 are in the "Ping-Pong" mode or in independent normal operation mode. Setting this field to "Normal Operation Mode" terminates the "Ping-Pong Mode" operation. When set to 1, T16 is immediately

functional and can cause interrupts. The output is forced to a 0. When set to 11, T16 is immediately forced to a 1.

In Demodulation Mode, this field defines the width of the alitch that should be filtered out.

Initial\_T8\_Out/RIsing\_Edge. In Transmit Mode, if 0, the output of T8 is set to 0 when it starts to count. If 1, the output of T8 is set to 1 when it starts to count.

In Demodulation Mode, this bit is set to 1 when a rising edge is detected in the input signal. In order to reset it, a 1 should be written to this location.

Initial\_T16 Out/Falling \_Edge. In Transmit Mode, if it is 0, the output of T16 is set to 0 when it starts to count. If it is 1, the output of T16 is set to 1 when it starts to count. This bit is effective only in Normal or Ping-Pong Mode (CTR1, D3, D2).

In Demodulation Mode, this bit is set to 1 when a falling edge is detected in the input signal. In order to reset it, a 1 should be written to this location.



CTR2 (D)%02: Counter/Timer16 Control Register.

Field	<b>Bit Position</b>		Value	Description
T16_Enable	7	R	0*	Counter Disabled
			1	Counter Enabled
		W	0	Stop Counter
			1	Enable Counter
Submode	-6	R/W		Transmit Mode
			0	Modulo-N
			1	Single Pass
				Demodulation Mode
			0	T16 Recognizes Edge
			1	T16 Does Not Recognize Edge
Time_Out	5	R	0	No Counter Time-Out
			1	Counter Time-Out Occurred
		W	0	No Effect
			1	Reset Flag to 0
T16_Clock	43	R/W	00	SCLK
			01	SCLK/2
			10	SCLK/4
			11	SCLK/8
Capture_INT_Mask	2	R/W	0	Disable Data Capture Int.
			1	Enable Data Capture Int.
Counter_INT_Mask	1-	R/W	0	Disable Time-Out Int.
			1	Enable Time-Out Int.
P35_Out	0	R/W	0	P35 as Port Output
			1	T16 Output on P35

#### Notes:

#### **CTR2 Description**

T16\_Enable. This field enables T16 when set to 1.

**Single/Modulo-N.** In Transmit Mode, when set to 0, the counter reloads the initial value when terminal count is reached. When set to 1, the counter stops when the terminal count is reached.

In Demodulation Mode, when set to 0 , T16 captures and reloads on detection of all the edges; when set to 1, T16 captures and detects on the first edge, but ignores the subsequent edges. For details, see the description of T16 Demodulation Mode.

**Time\_Out.** This bit is set when T16 times out (terminal count reached). In order to reset it, a 1 should be written to this location.

**T16\_Clock.** Defines the frequency of the input signal to Counter/Timer16.

**Capture\_INT\_Mask.** Set this bit to allow interrupt when data is captured into LO16 and HI16.

**Counter\_INT\_Mask.** Set this bit to allow interrupt when T16 times out.

**P35\_Out.** This bit defines whether P35 is used as a normal output pin or T16 output.

<sup>\*</sup> Indicates the value upon Power-On Reset.



### COUNTER/TIMER REGISTER DESCRIPTION (Continued)

SMR2(F)%0D: Stop-Mode Recovery Register 2.

Field	Bit Position		Value	Description
Reserved	7		0	Reserved (Must be 0)
Recovery Level	-6	W	0*	Low
,			1	High
Reserved	5	- 110.10	0	Reserved (Must be 0)
Source	432	W	000*	A. POR Only
			001	B. NAND of P23-P20
			010	C. NAND or P27-P20
			011	D. NOR of P33-P31
			100	E. NAND of P33-P31
			101	F. NOR of P33-P31, P00,P07
			110	G. NAND of P33-P31,P00,P07
			111	H. NAND of P33-P31,P22-P20
Reserved	10		00	Reserved (Must be 0)

#### Notes:

Port pins configured as outputs are ignored as an SMR2 recover source. For example, if NAND of P23-P20 is selected as the recover source and P20 is configured as

output, then P20 is ignored as a recover source. The effective recover source in this case is NAND of P23-P21.

<sup>\*</sup> Indicates the value upon Power-On Reset.

Counter/Timer Functional Blocks




Figure 20. Glitch Filter Circuitry




Figure 21. 8-bit Counter/Timer Circuits



#### **Input Circuit**

The edge detector monitors the input signal on P31 or P21. Based on CTR1 D5-D4, a pulse is generated at the Pos Edge or Neg Edge line when an edge is detected. Glitches in the input signal which have a width less than specified (CTR1 D3, D2) are filtered out.

#### **T8 Transmit Mode**

When T8 is enabled, the output of T8 depends on CTR1, D1. If it is 0, T8\_OUT is 1. If it is 1, T8\_OUT is 0.

When 78 is enabled, the output T8\_OUT switches to the initial value (CTR1 D1). If the initial value (CTR1 D1) is 0, TC8L is loaded, otherwise TC8H is loaded into the counter. In Single-Pass Mode (CTR0 D6), T8 counts down to 0 and stops, T8\_OUT toggles, the time-out status bit (CTR0 D5) is set, and a time-out interrupt can be generated if it is enabled (CTR0 D1) (Figure 22). In Modulo-N Mode, upon reaching terminal count, T8\_OUT is toggled, but no interrupt is generated. Then T8 loads a new count (if the T8\_OUT level now is 0), TC8L is loaded; if it is 1, TC8H is loaded. T8 counts down to 0, toggles T8\_OUT, sets the time-out status bit (CTR0 D5) and generates an interrupt if

enabled (CTR0 D1) (Figure 23). This completes one cycle. T8 then loads from TC8H or TC8L according to the T8\_OUT level, and repeats the cycle.

The user can modify the values in TC8H or TC8L at any time. The new values take effect when they are loaded. Care must be taken not to write these registers at the time the values are to be loaded into the counter/timer, to ensure known operation. **An initial count of 1 is not allowed (a non-function will occur).** An initial count of 0 will cause TC8 to count from 0 to %FF to %FE (Note, % is used for hexadecimal values). Transition from 0 to %FF is not a time-out condition.

#### Note:

Using the same instructions for stopping the counter/
timers and setting the status bits is not recommended.

Two successive commands, first stopping the counter/ timers, then resetting the status bits is necessary. This is required because it takes one counter/timer clock interval for the initiated event to actually occur.




Figure 22. T8\_OUT in Single-Pass Mode




Figure 23. T8\_OUT in Modulo-N Mode

4-30

9984043 0033343 210 📼



#### **T8 Demodulation Mode**

The user should program TC8L and TC8H to %FF. After T8 is enabled, when the first edge (rising, falling, or both depending on CTR1 D5, D4) is detected, it starts to count down. When a subsequent edge (rising, falling, or both depending on CTR1 D5, D4) is detected during counting, the current value of T8 is one's complemented and put into one of the capture registers. If it is a positive edge, data is

put into LO8, if negative edge, HI8. One of the edge detect status bits (CTR1 D1, D0) is set, and an interrupt can be generated if enabled (CTR0 D2). Meanwhile, T8 is loaded with %FF and starts counting again. Should T8 reach 0, the time-out status bit (CTR0 D5) is set, an interrupt can be generated if enabled (CTR0 D1), and T8 continues counting from %FF (Figure 24).




Figure 24. Demodulation Mode Count Capture Flowchart






Figure 25. Transmit Mode Flowchart

4-32

9984043 0033345 093 💌




Figure 26. Demodulation Mode Flowchart






Figure 27. 16-bit Counter/Timer Circuits

#### **T16 Transmit Mode**

In Normal or Ping-Pong Mode, the output of T16 when not enabled is dependent on CTR1, D0. If it is a 0, T16\_OUT is a 1; if it is a 1, T16\_OUT is 0. The user can force the output of T16 to either a 0 or 1 whether it is enabled or not by programming CTR1 D3, D2 to a 10 or 11.

When T16 is enabled, TC16H \* 256 + TC16L is loaded, and T16\_OUT is switched to its initial value (CTR1 D0). When T16 counts down to 0, T16\_OUT is toggled (in Normal or Ping-Pong Mode), an interrupt is generated if enabled (CTR2 D1), and a status bit (CTR2 D5) is set. Note that global interrupts will override this function as described in

the interrupts section. If T16 is in Single-Pass Mode, it is stopped at this point. If it is in Modulo-N Mode, it is loaded with TC16H \* 256 + TC16L and the counting continues.

The user can modify the values in TC16H and TC16L at any time. The new values take effect when they are loaded. Care must be taken not to load these registers at the time the values are to be loaded into the counter/timer, to ensure known operation. An initial count of 1 is not allowed. An initial count of 0 will cause T16 to count from 0 to %FF FF to %FFFE. Transition from 0 to %FFFF is not a time-out condition.




Figure 28. T16\_OUT in Single-Pass Mode




Figure 29. T16\_OUT in Modulo-N Mode

#### T16 Demodulation Mode

The user should program TC16L and TC16H to %FF. After T16 is enabled, when the first edge (rising, falling, or both depending on CTR1 D5, D4) is detected, T16 captures HI16 and LO16 and then reloads.

If D6 of CTR2 is 0: When a subsequent edge (rising, falling, or both depending on CTR1 D5, D4) is detected during counting, the current count in T16 is one's complemented and put into HI16 and LO16. When data is captured, one of the edge detect status bits (CTR1 D1, D0) is set and an interrupt is generated if enabled (CTR2 D2), T16 is loaded with %FFFF and starts again.

If D6 of CTR2 is 1: T16 ignores the subsequent edges in the input signal and continues counting down. A time out of T8 will cause T16 to capture its current value and generate an interrupt if enabled (CTR2, D2). In this case, T16 does not reload and continues counting. If D6 bit of CTR2 is toggled (by writing a 0 then a 1 to it), T16 will capture and reload on the next edge (rising, falling, or both depending on CTR1 D5, D4) but continue to ignore subseauent edaes.

Should T16 reach 0, it continues counting from %FFFF; meanwhile, a status bit (CTR2 D5) is set and an interrupt time-out can be generated if enabled (CTR2 D1).



#### **Ping-Pong Mode**

This operation mode is only valid in Transmit Mode. T8 and T16 need to be programmed in Single-Pass Mode (CTR0 D6, CTR2 D6) and Ping-Pong Mode needs to be programmed in CTR1 D3, D2. The user can begin the operation by enabling either T8 or T16 (CTR0 D1 or CTR2 D7). For example, if T8 is enabled, T8\_OUT is set to this initial value (CTR1 D1). According to T8\_OUT's level, TC8H or TC8L is loaded into T8. After the terminal count is reached, T8 is disabled and T16 is enabled. T16\_OUT switches to its initial value (CTR1 D0), data from TC16H and TC16L is

loaded, and T16 starts to count. After T16 reaches the terminal count it stops, T8 is enabled again, and the whole cycle repeats. Interrupts can be allowed when T8 or T16 reaches terminal control (CTR0 D1, CTR2 D1). To stop the Ping-Pong operation, write 00 to bits D3 and D2 of CTR1.

#### Note:

Enabling Ping-Pong operation while the counter/timers are running may cause intermittent counter/timer function. Disable the counter/timers, then reset the status flags prior to instituting this operation.




Figure 30. Ping-Pong Mode

#### To Initiate Ping-Pong Mode

First, make sure both counter/timers are not running. Then set T8 into Single-Pass Mode (CTR0 D6), set T16 into Single-Pass Mode (CTR2 D6), and set Ping-Pong Mode (CTR1 D2, D3). These instructions do not have to be in any particular order. Finally, start Ping-Pong Mode by enabling either T8 (CTR0 D7) or T16 (CTR2 D7).

### **During Ping-Pong Mode**

The enable bits of T8 and T16 (CTR0 D7, CTR2 D7) will be cleared by hardware. The time-out bits (CTR0 D5, CTR2 D5) will be set every time the counter/timers reach the terminal count.




Figure 32. Output Circuit

**Interrupts.** The Z86L7X has five different interrupts. The interrupts are maskable and prioritized (Figure 33). The five sources are divided as follows: three sources are claimed by Port 3 lines P33-P31, the remaining two by the

counter/timers (Table 5). The Interrupt Mask Register globally or individually enables or disables the five interrupt requests.




Figure 33. Interrupt Block Diagram



#### FUNCTIONAL DESCRIPTION (Continued)

Table 5. Interrupt Types, Sources, and Vectors

Name	Source	Vector Location	Comments
IRQ0	/DAV0, IRQ0	0, 1	External (P32), Rising Falling Edge Triggered
IRQ1.	IRQ1	2, 3	External (P33), Falling Edge Triggered
IRQ2	/DAV2, IRQ2, T <sub>IN</sub>	4, 5	External (P31), Rising Falling Edge Triggered
IRQ3	T16	6, 7	Internal
IRQ4	T8	8, 9	Internal

When more than one interrupt is pending, priorities are resolved by a programmable priority encoder controlled by the Interrupt Priority register. An interrupt machine cycle is activated when an interrupt request is granted. This disables all subsequent interrupts, saves the Program Counter and Status Flags, and then branches to the program memory vector location reserved for that interrupt. All Z86L7X interrupts are vectored through locations in the program memory. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request. To accommodate polled interrupt systems, interrupt inputs are masked and the Interrupt Request register is polled to determine which of the interrupt requests need service.

An interrupt resulting from AN1 is mapped into IRQ2, and an interrupt from AN2 is mapped into IRQ0. Interrupts IRQ2 and IRQ0 may be rising, falling, or both edge triggered, and are programmable by the user. The software can poll to identify the state of the pin.

Programming bits for the Interrupt Edge Select are located in the IRQ Register (R250), bits D7 and D6. The configuration is shown in Table 6.

Table 6. IRQ Register

IR	Q	Interrupt Edge			
D7	D6	P31	P32		
0	0	F	F		
0	1	F	R		
1	0	R	F		
1	1	R/F	R/F		

#### Notes:

F = Falling Edge

R = Rising Edge

Clock. The Z86L7X on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal, LC, ceramic resonator, or any suitable external clock source (XTAL1 = Input, XTAL2 = Output). The crystal should be AT cut, 1 MHz to 8 MHz maximum, with a series resistance (RS) less than or equal to 100 Ohms. The Z86L7X on-chip oscillator may be driven with a low cost RC network or other suitable external clock source.

The crystal should be connected across XTAL1 and XTAL2 using the recommended capacitors (capacitance greater than or equal to 22 pF) from each pin to ground. The RC oscillator configuration is an external resistor connected from XTAL1 to XTAL2, with a frequency-setting capacitor from XTAL1 to ground (Figure 34).

Power-On Reset (POR). A timer circuit clocked by a dedicated on-board RC oscillator is used for the Power-On Reset (POR) timer function. The POR time allows V<sub>cc</sub> and the oscillator circuit to stabilize before instruction execution begins.

The POR timer circuit is a one-shot timer triggered by one of three conditions:

- 1. Power Fail to Power OK status.
- Stop-Mode Recovery (if D5 of SMR = 1).
- 3. WDT Time-Out.

The POR time is a nominal 5 ms. Bit 7 of the Stop-Mode Register determines whether the POR timer is bypassed after Stop-Mode Recovery (typical for external clock, RC, LC oscillators).





Figure 34. Oscillator Configuration

**HALT.** HALT turns off the internal CPU clock, but not the XTAL oscillation. The counter/timers and external interrupts IRQ0, IRQ1, IRQ2, IRQ3, and IRQ4 remain active. The devices are recovered by interrupts, either externally or internally generated. An interrupt request must be executed (enabled) to exit HALT mode. After the interrupt service routine, the program continues from the instruction after the HALT.

**STOP.** This instruction turns off the internal clock and external crystal oscillation and reduces the standby current to 10  $\mu$ A (typical) or less. STOP mode is terminated only by a reset, such as WDT time-out, POR, SMR, or external reset. This causes the processor to restart the application program at address 000CH. In order to enter STOP (or HALT) mode, it is necessary to first flush the instruction pipeline to avoid suspending execution in midinstruction. To do this, the user must execute a NOP (opcode = FFH) immediately before the appropriate sleep instruction, i.e.,

FF NOP ; clear the pipeline 6F STOP ; enter STOP mode or FF NOP ; clear the pipeline 7F HALT ; enter HALT mode **Port Configuration Register** (*PCON*). The PCON register configures the comparator output on Port 3. It is located in the expanded register file at Bank F, location 00 (Figure 35).



Default Setting After Reset P37 comparator output only on E72 and L72

Figure 35. Port Configuration Register (PCON) (Write Only)



## FUNCTIONAL DESCRIPTION (Continued)

**Comparator Output Port 3** (*D0*). Bit 0 controls the comparator used in Port 3. A 1 in this location brings the comparator outputs to P34 and P37, and a 0 releases the Port to its standard I/O configuration.

**Stop-Mode Recovery Register** (SMR). This register selects the clock divide value and determines the mode of Stop-Mode Recovery (Figure 36). All bits are write only except bit 7, which is read only. Bit 7 is a flag bit that is

SMR (F) 0B D7 D6 D5 D4 D3 D2 D1 D0 SCLK/TCLK Divide-by-16 0 OFF\*\* Reserved (Must be 0) Stop-Mode Recovery Source Stop-Mode Hecove 000 POR Only\* 001 Reserved 010 P31 101 P32 100 P33 101 P27 110 P2 NOR 0-3 111 P2 NOR 0-7 Stop Delay 0 OFF 1 ON\* Stop Recovery Level 0 Low\* 1 High Stop Flag 1 Stop Recovery

Figure 36. Stop-Mode Recovery Register

hardware set on the condition of STOP recovery and reset by a power-on cycle. Bit 6 controls whether a low level or a high level is required from the recovery source. Bit 5 controls the reset delay after recovery. Bits 2, 3, and 4, or the SMR register, specify the source of the Stop-Mode Recovery signal. Bits 0 and 1 determine the time-out period of the WDT. The SMR is located in Bank F of the Expanded Register Group at address 0BH.




Figure 37. SCLK Circuit

<sup>\*</sup> Default Setting After Reset \*\* Default Setting After Reset and Stop-Mode Recovery






Figure 38. Stop-Mode Recovery Source

9984043 0033354 OT6 🔤



## **FUNCTIONAL DESCRIPTION** (Continued)

**SCLK/TCLK Divide-by-16 Select** (D0). D0 of the SMR controls a Divide-by-16 prescaler of SCLK/TCLK. The purpose of this control is to selectively reduce device power consumption during normal processor execution (SCLK control) and/or HALT mode (where TCLK sources interrupt logic). After Stop-Mode Recovery, this bit is set to a 0.

**Stop-Mode Recovery Source** (*D2*, *D3*, and *D4*). These three bits of the SMR specify the wake up source of the STOP recovery (Figure 38 and Table 7).

Table 7. Stop-Mode Recovery Source

SMR:432			Operation
D4	D3	D2	Description of Action
0	0	0	POR and/or external reset recovery
0	0	1	P30 transition
0	1	0	P31 transition
0	1	1	P32 transition
1	0	0	P33 transition
1	0	1	P27 transition
1	1	0	Logical NOR of P20 through P23
1	1	1	Logical NOR of P20 through P27

#### Note:

Any Port 2 bit defined as an output will drive the corresponding input to the default state to allow the remaining inputs to control the AND/OR function. Refer to SMR2 register for other recover sources.

**Stop-Mode Recovery Delay Select** (D5). This bit, if High, disables the 5 ms /RESET delay after Stop-Mode Recovery. The default configuration of this bit is one. If the "fast" wake up is selected, the Stop-Mode Recovery source needs to be kept active for at least 5TpC.

**Stop-Mode Recovery Edge Select** (*D6*). A 1 in this bit position indicates that a High level on any one of the recovery sources wakes the Z86L7X from STOP mode. A 0 indicates Low level recovery. The default is 0 on POR (Figure 36).

Cold or Warm Start (D7). This bit is set by the device upon entering STOP mode. A 0 in this bit (cold) indicates that the device will be reset by POR/WDT Reset. A 1 in this bit (warm) indicates that the device awakens by a SMR source. This is a READ only bit.



Watch-Dog Timer Mode Register (WDTMR). The WDT is a retriggerable one-shot timer that resets the Z8 if it reaches its terminal count. The WDT must initially be enabled by executing the WDT instruction and refreshed on subsequent executions of the WDT instruction. The WDT circuit is driven by an on-board RC oscillator or external oscillator from the XTAL1 pin. The WDT instruction affects the Zero (Z), Sign (S), and Overflow (V) flags.

The POR clock source is selected with bit 4 of the WDT register. Bit 0 and 1 control a tap circuit that determines the

time-out period. Bit 2 determines whether the WDT is active during HALT and Bit 3 determines WDT activity during STOP. Bits 5 through 7 are reserved (Figure 39). This register is accessible only during the first 64 processor cycles (128 XTAL clocks) from the execution of the first instruction after Power-On-Reset, Watch-Dog Reset, or a Stop-Mode Recovery (Figure 40). After this point, the register cannot be modified by any means, intentional or otherwise. The WDTMR cannot be read and is located in Bank F of the Expanded Register Group at address location 0FH. It is organized as follows:




Figure 39. Watch-Dog Timer Mode Register (Write Only)

**WDT Time Select** (*D0*, *D1*). Selects the WDT time period. It is configured as shown in Table 8.

Table 8. WDT Time Select

D1	D0	Time-Out of Internal RC OSC	Time-Out of XTAL Clock
0	0	5 ms min	256 TpC
0	1	15 ms min	512 TpC
1	0	25 ms min	1024 TpC
1	1	100 ms min	4096 TpC

### Notes:

TpC = XTAL clock cycle. The default on reset is 15 ms. See Figures 28 to 29 for details. **WDTMR During HALT** (D2). This bit determines whether or not the WDT is active during HALT mode. A 1 indicates active during HALT. The default is 1.

**WDTMR During STOP** (D3). This bit determines whether or not the WDT is active during STOP mode. Since the XTAL clock is stopped during STOP mode, the on-board RC has to be selected as the clock source to the WDT/POR counter. A 1 indicates active during STOP. The default is 1.

Clock Source for WDT (D4). This bit determines which oscillator source is used to clock the internal POR and WDT counter chain. If the bit is a 1, the internal RC oscillator is bypassed and the POR and WDT clock source is driven from the external pin, XTAL1. The default configuration of this bit is 0, which selects the RC oscillator.



# **FUNCTIONAL DESCRIPTION (Continued)**




Figure 40. Resets and WDT

Low Voltage Protection. An on-board Voltage Comparator checks that V<sub>cc</sub> is at the required level to ensure correct operation of the device. Reset is globally driven if V<sub>cc</sub> is below V<sub>LV</sub> (Low Voltage). The minimum operating voltage varies with the temperature and operating frequency, while V<sub>LV</sub> varies with temperature only.

Mask Selectable Options. There are six Mask Selectable Options to choose from based on ROM code requirements. These are:

The Low Voltage trip voltage (V<sub>LV</sub>) is less than 2.1V under the following conditions:

Maximum (V<sub>LV</sub>) Conditions:

 $T_{A} = 0^{\circ}C, +55^{\circ}C$ Internal clock frequency equal to or less than 4.0 MHz

Note: The internal clock frequency is one-half the external clock frequency.

The device functions normally at or above 2.0V under all conditions. Below 2.0V, the device is guaranteed to function normally until the Low Voltage Protection trip point V<sub>BO</sub> is reached, below which reset is globally driven. The device is guaranteed to function normally at supply voltages above the  $V_{\scriptscriptstyle LV}$  trip point for the temperatures and operating frequencies in maximum  $\boldsymbol{V}_{\!\scriptscriptstyle LV}$  conditions. The actual V<sub>LV</sub> trip point is a function of temperature and process parameters (Figure 41).




Figure 41. Typical Z86L7X Low Voltage vs Temperature at 8 MHz



#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Description	Min	Max	Units
V <sub>CC</sub>	Supply Voltage (*)	-0.3	+7.0	٧
T <sub>STG</sub>	Storage Temp.	65°	+150°	С
V <sub>cc</sub> T <sub>stg</sub> T <sub>A</sub>	Oper. Ambient Temp.		†	С

#### Notes:

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended period may affect device reliability.

#### STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to GND. Positive current flows into the referenced pin (Figure 42).




Figure 42. Test Load Diagram

#### **CAPACITANCE**

 $T_A = 25$ °C,  $V_{CC} = GND = 0V$ , f = 1.0 MHz, unmeasured pins returned to GND.

Parameter	Max
Input capacitance Output capacitance	12 pF 12 pF
I/O capacitance	12 pF

<sup>\*</sup> Voltage on all pins with respect to GND.

<sup>†</sup> See Ordering Information.



Sym	Parameter	V <sub>cc</sub>	T <sub>A</sub> = 0°C Min	to +70°C Max	Typ <b>@</b> 25°C	Units	Conditions	Notes [3]
	Max input Voltage	2.0V		7		٧	I <sub>№</sub> 250 µA	<del></del>
	max input voltago	3.9V		7		ý	I <sub>N</sub> 250 μΑ	
V <sub>CH</sub>	Clock Input High Voltage	2.0V	$0.9\mathrm{V_{cc}}$	V <sub>cc</sub> + 0.3		v	Driven by External Clock Generator	
	ingii vollage	3.9V	0.9 V <sub>cc</sub>	$V_{CC} + 0.3$		٧	Driven by External Clock Generator	
V <sub>CL</sub>	Clock Input Low Voltage	2.0V	V <sub>ss</sub> - 0.3	0.2 V <sub>cc</sub>		٧	Driven by External Clock Generator	
	Lon Youngo	3.9V	$V_{ss} - 0.3$	$0.2\mathrm{V}_{\mathrm{cc}}$		٧	Driven by External Clock Generator	
V <sub>IH</sub>	Input High Voltage	2.0V	0.7 V <sub>cc</sub>	V <sub>cc</sub> + 0.3	1.3	٧		
ın		3.9V	0.7 V <sub>cc</sub>	$V_{cc}^{00} + 0.3$	2.5	٧		
V <sub>IL</sub>	Input Low Voltage	2.0V	V <sub>ss</sub> – 0.3	$V_{cc}^{cc} + 0.3$ 0.2 $V_{cc}$	0.5	٧		
-11		3.9V	$0.7  V_{cc}$ $V_{ss} - 0.3$ $V_{ss} - 0.3$	0.2 V <sub>cc</sub>	0.9	٧		
V <sub>OH1</sub>	Output High Voltage	2.0V	V <sub>cc</sub> - 0.4 V <sub>cc</sub> - 0.4 0.7 V <sub>cc</sub>	- writer	1.7	٧	$I_{0H} = -0.5 \text{ mA}$	
. OH1		3.9V	$V_{cc}^{cc} - 0.4$		3.7	٧	$I_{01} = -0.5 \text{ mA}$	
V <sub>OH2</sub>	Output High Voltage	2.0V	0.7 V			٧	I = −7 mA	
* OH2	(P36, P37)	3.9V	0.7 V <sub>cc</sub>			٧	$t_{oH} = -7 \text{ mA}$	[10]
V <sub>OL1</sub>	Output Low Voltage	2.0V		0.4	0.2	٧	I <sub>oL</sub> = 1.0 mA	
		3.9V		0.4	0.1	٧	$l_{0L} = <4.0 \text{ mA}$	
V <sub>OL2</sub>	Output Low Voltage	2.0V		8.0	0.3	V	$I_{OL} = <4.0 \text{ mA}$ $I_{OL} = 2.0 \text{ mA}$ 3 Pin Max	
		3.9V		0.8	0.5	٧	l <sub>oL</sub> = 8.0 mA 3 Pin Max	
$V_{ol2}$	Output Low Voltage (P20-P22, P36,	2.0V		0.8	0.3	٧	$I_{oL} = 10 \text{ mA}$	[9]
	P00, P01, P07)	3.9V		0.8	0.5	٧	I <sub>oL</sub> = 10 mA 2 O/P only	
V <sub>RH</sub>	Reset Input	2.0V	0.8 V <sub>cc</sub>	V <sub>cc</sub>	1.5	V		
	High Voltage	3.9V	0.8 V <sub>cc</sub>	V <sub>cc</sub>	3.0	٧		
$V_{RI}$	Reset Input	2.0V	$V_{ss} - 0.3$	ν <sub>cc</sub> 0.2 ν <sub>cc</sub>	0.5			
	Low Voltage	3.9V	$0.8  V_{cc} \ V_{ss} - 0.3 \ V_{ss} - 0.3$	0.2 V <sub>cc</sub>	0.9			
$V_{\text{OFFSET}}$	Comparator Input	2.0V	•	25	10	mV		
UFFAEI	Offset Voltage	3.9V		25	10	mV		
l <sub>iL</sub>	Input Leakage	2.0V	-1	1_	<1	μΑ	$V_{IN} = OV, V_{CC}$	<u> </u>
	3.9V	<b>-1</b>	1	<1	μA	$V_{in} = 0V, V_{ci}$		
l <sub>oL</sub>	Output Leakage	2.0V	-1	1	<1	μA	$V_{IN} = OV, V_{CC}$	
		3.9V	_1	1	<1	μA 	V <sub>IN</sub> = OV, V <sub>CC</sub>	
IIR	Reset Input Current	2.0V		-45 55	-20 -30	μA		
	Owner has Owner at	3.9V		-55 10	-3∪ 4	μA mA	@ 8.0 MHz	[4, 5]
l <sub>cc</sub>	Supply Current	2.0V		10				[4, 5]
		3.9V		15	10	mA 	@ 8.0 MHz	[4, 5] [4, 5,11]
		2.0V		100	10	μA 	@ 32 kHz @ 32 kHz	[4, 5, 11] [4, 5,11]
		3.9V		300	10	μА	W JZ KTZ	[4, 0, 11]

■ 9984043 0033360 3TT



# **DC CHARACTERISTICS** (Continued)

Sym	Parameter	V <sub>cc</sub>	T <sub>A</sub> = 0°C to +70°C Min Max	Typ @ 25°C	Units	Conditions	Notes [3]
I <sub>CC1</sub>	Standby Current	2.0V	3	1	mA	HALT Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> Ø 8.0 MHz	[4,5]
		3.9V	5	4	mA	HALT Mode V <sub>IN</sub> = OV, V <sub>CC</sub> Ø 8.0 MHz	[4,5]
		2.0V	2	0.8	mA	Clock Divide-by-16 @ 8.0 MHz	[4,5]
		3.9V	4	2.5	mA	Clock Divide-by-16 @ 8.0 MHz	[4,5]
I <sub>CC2</sub>	Standby Current	2.0V	8	2	μА	STOP Mode V <sub>IN</sub> = OV, V <sub>CC</sub> WDT is not Running	[6,8]
		3.9V	10	3	μA	STOP Mode  V <sub>IN</sub> = OV, V <sub>CC</sub> WDT is not Running	[6,8]
		2.0V	500	310	μА	STOP Mode V <sub>IN</sub> = OV, V <sub>CC</sub> WDT is Running	[6,8]
		3.9V	800	600	μА	STOP Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> WDT is Running	[6,8]
T <sub>POR</sub>	Power-On Reset	2.0V	15 75	13	ms		
$V_{LV}$	V <sub>cc</sub> Low Voltage Protection	3.9V	5 20 2.15	7 1.7	ms V	8 MHz max Ext. CLK Freq.	[7]

[1]	l <sub>cc1</sub>	Typ	Max	<u>Unit</u>	Frequency
	Crystal/Resonator	3.0 mA	5	mA	8.0 MHz
	External Clock Drive	0.3 mA	5	mA	8.0 MHz

<sup>[2]</sup> GND = 0V

<sup>[3] 2.0</sup>V to 3.9V

<sup>[4]</sup> All outputs unloaded, I/O pins floating, inputs at rail.

 <sup>[5]</sup> CL1 = CL2 = 100 pF
 [6] Same as note [4] except inputs at V<sub>cc</sub>.
 [7] The V<sub>LV</sub> increases as the temperature decreases.

<sup>[8]</sup> Oscillator stopped.

<sup>[9]</sup> Two outputs at a time, independent to other outputs.

<sup>[10]</sup> One at a time.

<sup>[11] 32</sup> kHz clock driver input.

External I/O or Memory Read and Write Timing Diagram




Figure 43. External I/O or Memory Read/Write Timing



External I/O or Memory Read and Write Timing Table

			v <sub>cc</sub>		T <sub>A</sub> = 0°C to +70°C 8.0 MHz		
No.	Symbol	Parameter	Note [3]	Min	Max	Units	Notes
1	TdA(AS)	Address Valid to	2.0V	55		ns	[2]
		/AS Rising Delay	3.9V	55		пѕ	
2	TdAS(A)	/AS Rising to Address	2.0V	70		ns	[2]
		Float Delay	3.9V	70		ns	
3	TdAS(DR)	/AS Rising to Read	2.0V		400	ns	[1, 2]
		Data Required Valid	3.9V		400	ns	
4	TwAS	/AS Low Width	2.0V	80		пѕ	[2]
			3.9V	80		ns	
5	Td	Address Float to	2.0V	0		ns	
		/DS Falling	3.9V	0		ns	
6	Twdsr	/DS (Read) Low Width	2.0V	300		ns	[1, 2]
			3.9V	300		ns	
7	TwDSW	/DS (Write) Low Width	2.0V	165		ns	[1, 2]
			3.9V	165		пѕ	,
8	TdDSR(DR)	/DS Falling to Read	2.0V		260	ns	[1, 2]
		Data Required Valid	3.9V		260	ns	
9	ThDR(DS)	Read Data to	2.0V	0		ns	[2]
		/DS Rising Hold Time	3.9V	0		ns	
10	TdDS(A)	/DS Rising to Address	2.0V	85		ns	[2]
		Active Delay	3.9V	95		ns	
11	TdDS(AS)	/DS Rising to /AS	2.0V	60		ns	[2]
		Falling Delay	3.9V	70		ns	
12	TdR/W(AS)	R//W Valid to /AS	2.0V	70		ns	[2]
		Rising Delay	3.9V	70		ns	
13	TdDS(R/W)	/DS Rising to	2.0V	70		ns	[2]
		R//W Not Valid	3.9V	70		ns	
14	TdDW(DSW)	Write Data Valid to /DS	2.0V	80		πs	[2]
		Falling (Write) Delay	3.9V	80		ns	
15	TdDS(DW)	/DS Rising to Write	2.0V	70		ns	[2]
		Data Not Valid Delay	3.9V	80		ns	
16	TdA(DR)	Address Valid to Read	2.0V		475	ns	[1, 2]
		Data Required Valid	3.9V		475	ns	
17	TdAS(DS)	/AS Rising to	2.0V	100		ns	[2]
		/DS Falling Delay	3.9V	100		ns	
18	TdDM(AS)	/DM Valid to /AS	2.0V	55		ns	[2]
		Falling Delay	3.9V	55		ns	
19	TdDS(DM)	/DS Rise to	2.0V			ns	
		/DM Valid Delay	3.9V			ns	
20	ThDS(A)	/DS Rise to Address	2.0V			ns	
		Valid Hold Time	3.9V			ns	

#### Notes

[1] When using extended memory timing add 2 TpC.

Standard Test Load

All timing references use 0.9  $\rm V_{\infty}$  for a logic 1 and 0.1  $\rm V_{\infty}$  for a logic 0.

4-50

9984043 0033363 009

<sup>[2]</sup> Timing numbers given are for minimum TpC.

<sup>[3] 2.0</sup>V to 3.9V

Additional Timing Diagram




Figure 44. Additional Timing



Additional Timing Table

			٧		to +70°C MHz		
No	Symbol	Parameter	V <sub>cc</sub> Note [3]	Min	Max	Units	Notes
1	ТрС	Input Clock Period	2.0V	121	DC	ns	[1]
			3.9V	121	DC	ns	[1]
2	TrC,TfC	Clock Input Rise	2.0V		25	ns	[1]
		and Fall Times	3.9V		25	ns	[1]
3	TwC	Input Clock Width	2.0V	37		ns	[1]
			3.9V	37		ns	[1]
4	TwTinL	Timer Input	2.0V	100		ns	[1]
		Low Width	3.9V	70		ns	[1]
5	TwTinH	Timer Input	2.0V	3TpC			[1]
		High Width	3.9V	3TpC			[1]
6	TpTin	Timer Input Period	2.0V	8TpC			[1]
			3.9V	8TpC			[1]
7	TrTin,TfTin	Timer Input Rise	2.0V		100	ns	[1]
		and Fall Timers	3.9V		100	ns	[1]
A8	TwiL	Interrupt Request	2.0V	100		ns	[1, 2]
		Low Time	3.9V	70		ns	[1, 2]
8B	TwlL	Int. Request	2.0V	ЗТрС			[1, 3]
		Low Time	3.9V	3TpC			[1, 3]
9	TwlH	Interrupt Request	2.0V	3TpC			[1, 2]
		Input High Time	3.9V	ЗТрС			[1, 2]
10	Twsm	Stop-Mode Recovery	2.0V	12	***	ns	
		Width Spec	3.9V	12		ns	
			2.0V	5TpC			[7]
			3.9V	5TpC			[8]
11	Tost	Oscillator	2.0V		5TpC		[4]
		Start-up Time	3.9V		5TpC		[4]
12	Twdt	Watch-Dog Timer (5 ms)	2.0V	12	75 <sup>°</sup>	ms	D0 = 0 [5]
		Delay Time	3.9V	5	20	ms	D1 = 0[5]
		(15 ms		25	150	ms	D0 = 1[5]
			3.9V	15	40	ms	D1 = 0[5]
		(25 ms		50	300	ms	D0 = 0 [5]
			3.9V	25	80	ms	D1 = 1 [5]
		(100 m		225	1200	ms	D0 = 1[5]
			3.9V	100	320	ms	D1 = 1 [5]

#### Notes:

[1] Timing Reference uses 0.9  $V_{\rm cc}$  for a logic 1 and 0.1  $V_{\rm cc}$  for a logic 0. [2] Interrupt request through Port 3 (P33-P31).

[3] Interrupt request through Port 3 (P30).
 [4] SMR - D5 = 0

[5] Reg. WDTMR

[6] 2.0V to 3.9V

[7] Reg. SMR – D5 = 0 [8] Reg. SMR – D5 = 1

Handshake Timing Diagrams




Figure 45. Input Handshake Timing




Figure 46. Output Handshake Timing



Handshake Timing Table

			V <sub>cc</sub>		MHz	Data
No	Symbol	Parameter	Note [3]	Min	Max	Direction
1	TsDI(DAV)	Data In Setup Time	2.0V	0		iN
	` '	•	3.9V	0		IN
2	ThDI(DAV)	Data In Hold Time	2.0V	160		IN
	` ,		3.9V	115		IN
}	TwDAV	Data Available Width	2.0V	155		IN
			3.9V	110		IN
4	TdDAVI(RDY)	DAV Falling to RDY	2.0V		160	IN
	, ,	Falling Delay	3.9V		115	IN
<u> </u>	TdDAVId(RDY)	DAV Rising to RDY	2.0V		120	IN
	, ,	Falling Delay	3.9V		80	IN
ì	TdRDYO(DAV)	RDY Rising to DAV	2.0V	0		IN
	, ,	Falling Delay	3.9V	0		IN
,	TdD0(DAV)	Data Out to DAV	2.0V	63		OUT
	, ,	Falling Delay	3.9V	63		OUT
3	TdDAV0(RDY)	DAV Falling to RDY	2.0V	0		OUT
		Falling Delay	3.9V	0		OUT
)	TdRDY0(DAV)	RDY Falling to DAV	2.0V		160	OUT
		Rising Delay	3.9V		115	OUT
0	TwRDY	RDY Width	2.0V	110		OUT
			3.9V	80		OUT
1	TdRDY0d(DAV)	RDY Rising to DAV	2.0V		110	OUT
	. ,	Failing Delay	3.9V		80	OUT

Note:

<sup>[3] 2.0</sup>V to 3.9V

# **EXPANDED REGISTER FILE CONTROL REGISTERS (0D)**




Figure 47. TC8 Control Register ((0D) 0H: Read/Write Accept Where Noted)



# EXPANDED REGISTER FILE CONTROL REGISTERS (0D) (Continued)




Figure 48. T8 and T16 Common Control Functions ((0D) 1H: Read/Write)





Figure 49. T16 Control Register ((0D) 2H: Read/Write Except Where Noted)




# **EXPANDED REGISTER FILE CONTROL REGISTERS (0F)**



<sup>\*</sup> Default Setting After Reset
\*\* Default Setting After Reset and Stop-Mode Recovery


Figure 50. Stop-Mode Recovery Register ((F)0BH: D6-D0 = Write Only, D7 = Read Only)



Note: If used in conjunction with SMR, either of the two specified events will cause a Stop-Mode Recovery.

Figure 51. Stop-Mode Recovery Register 2 ((0F) DH: D2-DH, D6 Write Only)

<sup>\*</sup>Default Setting After Reset



<sup>\*</sup> Default Setting After Reset

Figure 52. Watch-Dog Timer Mode Register ((F) 0FH: Write Only)




Figure 53. Port Configuration Register (PCON) ((0F) 0H: Write Only)



#### **Z8 STANDARD CONTROL REGISTER DIAGRAMS**




Figure 54. Port 2 Mode Register (F6H:Write Only)




Figure 55. Port 3 Mode Register (F7H:Write Only)





Figure 56. Port 0 and 1 Mode Register (F8H: Write Only)

Note: Only P00 and P07 are Available on Z86L71.



\*Group A only has IRQ3 within it

Figure 57. Interrupt Priority Registers ((0)F9H:Write Only)






Figure 58. Interrupt Request Register ((0)FAH:Read/Write)




Figure 59. Interrupt Mask Register ((0)FBH:Read/Write)




Figure 60. Flag Register ((0)FCH:Read/Write)




Figure 61. Register Pointer ((0)FDH:Read/Write)




Figure 63. Stack Pointer High ((0)FEH:Read/Write)




Figure 64. Stack Pointer Low ((0)FFH:Read/Write)



# **Z8 EXPANDED REGISTER FILE CONTROL REGISTERS**




Figure 71. Port 6 Mode Register (F)09: (Write Only)

х

# INSTRUCTION SET NOTATION

**Addressing Modes.** The following notation is used to describe the addressing modes and instruction operations as shown in the instruction summary.

Symbol	Meaning
IRR	Indirect register pair or indirect working- register pair address
Irr	Indirect working-register pair only
X	Indexed address
DA	Direct address
RA	Relative address
IM	Immediate
R	Register or working-register address
r	Working-register address only
IR	Indirect-register or indirect
	working-register address
lr .	Indirect working-register address only
RR	Register pair or working register pair address

**Symbols.** The following symbols are used in describing the instruction set.

Symbol	Meaning
dst	Destination location or contents
src	Source location or contents
CC	Condition code
@	Indirect address prefix
SP	Stack Pointer
PC	Program Counter
FLAGS	Flag register (Control Register 252)
RP	Register Pointer (R253)
IMR	Interrupt mask register (R251)

**Flags.** Control register (R252) contains the following six flags:

Symbol	Meaning	_
С	Carry flag	_
Z	Zero flag	
S	Sign flag	
V	Overflow flag	
D	Decimal-adjust flag	
Н	Half-carry flag	
Affected flag	gs are indicated by:	
0	Clear to zero	
1	Set to one	
*	Set to clear according to operation	
-	Unaffected	

Undefined




# **CONDITION CODES**

Value	Mnemonic	Meaning	Flags Set
1000 0111 1111 0110 1110	C NC Z NZ	Always True Carry No Carry Zero Not Zero	C = 1 C = 0 Z = 1 Z = 0
1101 0101 0100 1100 0110	PL MI OV NOV EQ	Plus Minus Overflow No Overflow Equal	S = 0 S = 1 V = 1 V = 0 Z = 1
1110 1001 0001 1010 0010	NE GE LT GT LE	Not Equal Greater Than or Equal Less than Greater Than Less Than or Equal	Z = 0 (S XOR V) = 0 (S XOR V) = 1 [Z OR (S XOR V)] = 0 [Z OR (S XOR V)] = 1
1111 0111 1011 0011 0000	UGE ULT UGT ULE F	Unsigned Greater Than or Equal Unsigned Less Than Unsigned Greater Than Unsigned Less Than or Equal Never True (Always False)	C = 0 C = 1 (C = 0 AND Z = 0) = 1 (C OR Z) = 1

#### INSTRUCTION FORMATS



#### One-Byte Instructions



Two-Byte Instructions

Three-Byte Instructions

#### INSTRUCTION SUMMARY

Note: Assignment of a value is indicated by the symbol " ← ". For example:

dst ← dst + src

indicates that the source data is added to the destination data and the result is stored in the destination location. The

notation "addr (n)" is used to refer to bit (n) of a given operand location. For example:

dst (7)

refers to bit 7 of the destination operand.



# **INSTRUCTION SUMMARY** (Continued)

Instruction and Operation	Address Mode dst src	Opcode Byte (Hex)			\ffec		D	H	Instruction and Operation	Add Mod dst	е	Opcode Byte (Hex)			Affec			н
ADC dst, src dst←dst + src + C	†	1[]	*	*	*	*	0	*	INCW dst dst←dst + 1	RR IR		A0 A1	-	*	*	*	•	-
ADD dst, src dst←dst + src	t	0[ ]	*	*	*	*	0	*	IRET FLAGS←@SP; SP←SP+1			BF	*	*	*	*	*	*
AND dst, src dst←dst AND src	t	5[ ]	-	*	*	0	-	_	PC←@SP; SP←SP + 2;									
CALL dst SP←SP – 2 @SP←PC, PC←dst	DA IRR	D6 D4	±	-	-	-	-	-	IMR(7)←1  JP cc, dst  if cc is true,  PC←dst	DA IRR		cD c = 0 - F 30	-	-		-	-	-
CCF C←NOT C		EF	*	-	-	-	-	<del>-</del>	JR cc, dst if cc is true, PC←PC + dst	RA		cB c = 0 - F	-	-	-	-	-	-
CLR dst dst←0	R IR	B0 B1	-	-	-	-	-	-	Range: +127, -128									
COM dst dst←NOT dst	R IR	60 61	-	*	*	0	-	-	LD dst, src dst←src	r r R	lm R r	rC r8 r9	-	-	-	-	-	-
CP dst, src dst – src	Ť	A[ ]	*	*	*	*	-	-		r X	X 1	r = 0 - F C7 D7						
DA dst dst←DA dst	R IR	40 41	*	*	*	X	-	-		r Ir	ir r	E3 F3						
DEC dst dst←dst - 1	R IR	00 01	-	*	*	*	-	-		R R R	R IR IM	E4 E5 E6						
DECW dst dst←dst – 1	RR IR	80 81	-	*	*	*	-	-		IR IR	IM R	E7 F5						
<b>DI</b> IMR(7)←0		8F	-	-	-	-	-	-	LDC dst, src	r	Irr	C2						
DJNZr, dst r←r – 1	RA	rA r = 0 - F	-	-	-	-	-	-	dst←src	lrr	r	D2	-	-	-	-	-	-
if r ≠ 0 PC←PC + dst Range: +127, -128									LDCI dst, src dst←src r←r + 1;rr←rr + 1	lr irr	Irr Ir	C3 D3	-	-	-	-	-	_
EI IMR(7)←1		9F	-	-	-	-	-	-	LDE dst, src dst←src	r Irr	1rr Ir	82 92	-	-	-	-	-	_
HALT		7F	-	-	-	-	-	-	LDEI dst, src	lr	lrr	83		_	_	_		_
INC dst dst←dst + 1	r	rE r = 0 – F	-	*	*	*	: -	-	dst←src r←r + 1;rr←rr + 1	irr	ir	93						
	r Ir		20 21						NOP			FF	-	-	-	-	-	-

Instruction

SRP dst

RP←src

lm

31

Address

Opcode

Flags Affected

Mode

Instruction	Address Mode	Omenda	<b>.</b>		44.			
and Operation	mode dst src	Opcode Byte (Hex)	Ç	igs / Z	Affe S	V V	D	Н
STOP		6F	•	-	-	-	-	-
SUB dst, src dst←dst←src	t	2[ ]	*	*	*	*	1	*
<b>SWAP</b> dst	R IR	F0 F1	X	*	*	Х	-	-
TCM dst, src (NOT dst) AND src	†	6[]	-	*	*	0	-	-
TM dst, src dst AND src	t	7[]	-	*	*	0	-	-
WDT		5F	-	Χ	Χ	Χ	-	-
XOR dst, src dst←dst XOR src	†	B[ ]	-	*	*	0	-	-

are encoded for brevity. The first opcode nibble is found in the instruction in this table, and its value is found in the following table to the left of the applicable addressing mode pair.

For example, the opcode of an ADC instruction using the addressing modes r (destination) and Ir (source) is 13.

Addres dst	s Mode src	Lower Opcode Nibble
r	r	[2]
r	Ir	[3]
R	R	[4]
R	IR	[5]
R	IM	[6]
IR	IM	[7]



#### OPCODE MAP

#### Lower Nibble (Hex) F C D 5 6 2 3 12.10.0 12/10.5 12/10.0 6.5 6.5 6.5 10.5 10.5 10.5 10.5 6.5 6.5 6.5 6.5 INC DJNZ JR LD JP DEC DEC ADD ADD ADD ADD ADD ADD LD LD IR2. R1 R1. IM IR1. IM r1, R2 r2, R1 r1, RA cc. RA r1, IM cc, DA R1 IR1 r1. r2 r1, lr2 R2, R1 6.5 6.5 10.5 10.5 6.5 RLC RLC ADC ADC ADC ADC ADC ADC IR2. R1 R1. IM IR1, IM R1 IR1 r1, r2 r1, Ir2 R2. R1 6.5 10.5 10.5 10.5 10.5 6.5 6.5 INC INC SUB SUB SUB SUB SUB SUB IR2. R1 R1. IM R1. IM R2, R1 R1 IR1 r1, r2 r1, Ir2 10.5 10.5 10.5 8.0 6.1 6.5 6.5 JP SRP SBC SBC SBC SBC SBC SBC IR1, IM R2. R1 IR2 R1 R1 IM IRR1 IM r1, r2 r1, Ir2 10.5 10.5 10.5 8.5 6.5 8.5 DA OA OR OR OR OB DA R2, R1 IR2 R1 R1. IM IR1, IM R1 IR1 r1, r2 r1, lr2 10.5 10.5 6.5 10.5 10.5 WDT POP AND AND AND AND AND AND POP R2 R1 IR2 R1 R1 IM IR1, IM R1 IR1 r1, r2 r1, lr2 6.0 6.5 6.5 6.5 6.5 10.5 10.5 10.5 10.5 STOP COM TCM TCM TCM TCM TCM TCM 6 COM R2. R1 IR2 R1 R1. IM IR1, IM Upper Nibble (Hex) R1 IR1 r1, r2 r1. lr2 7.0 10/12. 12/14. 6.5 6.5 10.5 10.5 10.5 HALT TM TM тм TM тм PUSH PUSH TM IR2, R1 R1. IM IR1, IM R2, R1 IR2 r1, r2 r1, Ir2 6.1 10.5 10.5 18.0 120 DECW DECW LDE LDEI RR1 IR1 1, lrr2 r1, lrr2 6.1 6.5 6.5 18.0 120 RL LDEI RL LDE Ħ1 r2, Irr r2, Irr1 14.0 10.5 10.5 10.5 6.5 6.5 RET CP CP CP INCW INCW CP CP IR1, IM RR1 IR1 r1. r2 r1, lr2 R2, R1 R2, R1 R1. IM 16.0 10.5 6.5 **CLR** 6.5 10.5 10.5 10.5 6.5 6.5 IRET XOR XOR XOR XOR XOR XOR В CLR r1, r2 r1, lr2 R2, R1 IR2, R1 R1.1M IR1. IM R1 IR1 6.5 10.5 12.0 18.0 6.5 6.5 RCF C RRC LDC LDCI LD RRC 1,x,R2 IR1 r1, Irr2 lr1, lrr2 6.5 10.5 18.0 20.0 12.0 6.5 6.5 SCF D SRA SHA LDC LDCI CALL CALL LD r2,x,R1 IR1 r1, lrr2 ir1, irr2 IRR1 DA R1 6.5 10.5 10.5 6.5 10.5 6.5 6.5 CCF LD LD E RR LD LD LD RR IR1 1, IR2 R2, R1 R2, R1 R1, IM IR1, IM R1 6.0 8.5 6.5 10.5 8.5 NOP SWAP LD SWAP <u>lr1,</u> r2 R2, IR1 R1 IR1 2 3 Bytes per Instruction

Lower Opcode Nibble Execution Pipeline Cycles Cycles Upper 10.5 Opcode CP• Mnemonic Nibble R1, R2 First Second Operand Operand

#### Legend:

R = 8-bit Address r = 4-bit Address R1 or r1 = Dst Address R2 or r2 = Src Address

#### Sequence:

Opcode, First Operand, Second Operand


Note: Blank areas not defined.

\*2-byte instruction appears as a 3-byte instruction

4-68

9984043 0033381 024


# **PACKAGE INFORMATION**




JOHNYZ	MILLI	METER	INCH		
3	MIN	MAX	MIN	MAX	
A1	0.51	0.81	.020	.032	
A2	3.25	3.43	.128	.135	
В	0.38	0.53	.015	.021	
<b>B</b> 1	1.14	1.65	.045	.065	
С	0.23	0.38	.009	.015	
ם	22,35	23.37	.880	.920	
E	7.62	8.13 .300	.300	.320	
E1	6.22	6.48	.245	.255	
22	2.54	TYP	100 TYP		
eA	7.87	B.89	.310	.350	
L	3.18	3.81	.125	.150	
Qί	1.52	1.65	.060	.065	
2	0.89	1.65	.035	.065	

CONTROLLING DIMENSIONS : INCH

# 18-Pin DIP Package Diagram








ENBMY2	HILLI	HETER	INCH		
TITIMA.	MIN	MAX	MIN	MAX	
Ai	0.38	-	.015	-	
A2	3.25	3.68	.128	.145	
В	0.41	0.51	.016	.020	
B1	1.47	1.57	.058	.062	
С	0.20	0.30	.008	.012	
D	25.65	26.16	1.010	1.030	
E	7.49	8.26	.295	.325	
El	6.10	6.65	.240	.262	
	2.54	TYP	.100	TYP	
eA.	7.87	9.89	.310	350	
L	3.18	3.43	.125	.135	
۵t	1.42	1.65	.056	.065	
	152	165	060	065	

CONTROLLING DIMENSIONS + INCH

# 20-Pin DIP Package Diagram



# **PACKAGE INFORMATION (Continued)**








JOHNYZ	MILL	HETER	IN	CH	
31766	MEN	MAX	MIN	MAX	
Al	0.51	0.81	.020	.032	
82	3.25	3.43	.128	.135	
3	0.38	0.53	.015	150	
₿L	1.02	1.52	.040	.060	
С	0:63	0.38	.009	.015	
D	52.07	52.58	2.050	2.070	
E	15.24	15.75	.600	.620	
El	13.59	14.22	.535	.560	
	2.54	TYP	.100 TYP		
PA .	15.49	16.51	.610	.650	
L	3.18	3.81	.125	.150	
- 01	1.52	1.91	.060	.075	
2	1.52	2.29	.060	.090	

CONTROLLING DIMENSIONS + INCH

## 40-Pin DIP Package Diagram








CONTROLLING DIMENSIONS : MM LEADS ARE COPLANAR VITHIN .004 INCH.

SYMBOL	MILLIMETER		INCH	
	MIN	MAX	MIN	MAX
A	2.40	2.65	.094	.104
Al	0.10	0.30	.004	.012
A2	2.24	2.44	.088	.096
В	0.36	0.46	.014	.018
C	0.23	0.30	.009	.012
D	11.40	11.75	.449	.463
E	7.40	7.60	.291	.299
-	1.27 TYP		.050 TYP	
Н	10.00	10.65	.394	.419
h	0.30	0.40	.012	.016
L	0.60	1.00	.024	.039
Q1	0.97	1.07	.038	.042

18-Pin SOIC Package Diagram





NOTES:


1. CONTROLLING DIMENSIONS : INCH
2. LEADS ARE COPLANAR WITHIN .004 IN.
3. DIMENSION : MITTER INCH

SYMBOL	MILLIMETER		INCH	
	MIN	MAX	MIN	MAX
9	4.27	4.57	.168	.180
Al	2.67	2.92	105	.115
D/E	17.40	17.65	.685	.695
D1/E1	16.51	16.66	.650	.656
פמ	15.24	16.00	.600	.630
	L27 TYP		.050	TYP

44-Pin PLCC Package Diagram



# PACKAGE INFORMATION (Continued)



NOTES:
1. CONTROLLING DIMENSIONS : MILLIMETER
2. LEAD COPLANARITY : MAX 10 mm

SYMBOL.	MILLIMETER		INCH	
	MIN	MAX	MIN	MAX
Al	0.05	0.25	.002	.010
SA	2.00:	2.25	.078	.089
b	0.25 -	0.45	.010	.018
С	0.13	0.20	.005	.008
HD	13.70	14.30	.539	.563
D	9.90	TO'TO	.390	.398
HE	13.70	14.30	.539	.563
Ε	9.90	10.10	.390	.398
E	0.80 TYP		.031 TYP	
L .	0,60	1.20	.024	.047

44-Pin QFP Package Diagram



# **ORDERING INFORMATION**

#### Z86L73/74/77

8.0 MHz

40-pin DIP Z86L7308PSC Z86L7708PSC 64-pin DIP Z86L7408PSC 68-pin PLCC

Z86L7408VSC

44-pin PLCC Z86L7308VSC Z86L7708VSC 44-pin QFP Z86L7308FSC Z86L7708FSC

For fast results, contact your local Zilog sales office for assistance in ordering the part desired.

# **Package**

P = Plastic DIP

F = Plastic Quad Flat Pack

V = Plastic Chip Carrier

# **Temperature**

 $S = 0^{\circ}C$  to  $+70^{\circ}C$ 

# Speed

 $08 = 8.0 \, \text{MHz}$ 

#### **Environmental**

C = Plastic Standard

# Example:

