

STK10C68 8K x 8 nvSRAM QuantumTrap™ CMOS Nonvolatile Static RAM


FEATURES

- 20ns, 25ns, 35ns and 45ns Access Times
- STORE to EEPROM Initiated by Hardware
- RECALL to SRAM Initiated by Hardware or Power Restore
- Automatic STORE Timing
- 10mA Typical I_{CC} at 200ns Cycle Time
- Unlimited READ, WRITE and RECALL Cycles
- 1,000,000 STORE Cycles to EEPROM
- 100-Year Data Retention over Full Industrial Temperature Range
- Commercial and Industrial Temperatures
- 28-Pin DIP and SOIC Packages

DESCRIPTION

The Simtek STK10C68 is a fast static RAM with a nonvolatile electrically erasable PROM (EEPROM) element incorporated in each static memory cell. The SRAM can be read and written an unlimited number of times, while independent nonvolatile data resides in EEPROM. Data may easily be transferred from the SRAM to the EEPROM (the *STORE* operation), or from the EEPROM to the SRAM (the *RECALL* operation), using the NE pin. Transfers from the EEPROM to the SRAM (the *RECALL* operation) also take place automatically on restoration of power. The STK10C68 combines the high performance and ease of use of a fast SRAM with nonvolatile data integrity.

The STK10C68 features industry-standard pinout for non-volatile RAMs. MIL-STD-883 and Standard Military Drawing (SMD #5962-93056) devices are also available.



PIN CONFIGURATIONS

NE L	1	28	$ v_{cc}$			
A ₁₂ □	2	27	$\square \overline{w}$			
A ₇ □	3	26	□ NC			
A ₆ \square	4	25	□ A ₈			
A ₅	5	24	\square A ₉			
A ₄ \square	6	23	□ <u>A</u> ₁₁			
A ₃ □	7	22	⊐ G			
A ₂ \square	8	21	□ <u>A</u> ₁₀			
A ₁ \square	9	20	□Ē			
A ₀ \square	10	19	\square DQ ₇			
$DQ_0 \square$	11	18	\square DQ ₆			
$DQ_1 \square$	12	17	\square DQ ₅	28 - 3	300 PDIP	,
$DQ_2 \square$	13	16	\square DQ ₄		300 CDIF	
V _{SS} □	14	15	\square DQ ₃		350 SOIC	
				20 0	0000010	•

PIN NAMES

A ₀ - A ₁₂	Address Inputs		
W	Write Enable		
DQ ₀ - DQ ₇	Data In/Out		
Ē	Chip Enable		
G	Output Enable		
NE	Nonvolatile Enable		
V _{CC}	Power (+ 5V)		
V _{SS}	Ground		

ABSOLUTE MAXIMUM RATINGS^a

Voltage on Input Relative to V_{SS} 0.6V to $(V_{CC} + 0.5V)$
Voltage on DQ_{0-7}
Temperature under Bias
Storage Temperature65°C to 150°C
Power Dissipation
DC Output Current (1 output at a time, 1s duration)15mA

Note a: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC CHARACTERISTICS

$$(V_{CC} = 5.0V \pm 10\%)^{b}$$

0)44501		COMMERCIAL		INDU	STRIAL		
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNITS	NOTES
I _{CC1} ^c	Average V _{CC} Current		100 90 75 65		N/A 90 75 65	mA mA mA	t_{AVAV} = 20ns t_{AVAV} = 25ns t_{AVAV} = 35ns t_{AVAV} = 45ns
I _{CC2} ^d	Average V _{CC} Current during STORE		3		3	mA	All Inputs Don't Care, V _{CC} = max
lcc3c	Average V _{CC} Current at t _{AVAV} = 200ns 5V, 25°C, Typical		10		10	mA	$\overline{W} \ge (V_{CC} - 0.2V)$ All Others Cycling, CMOS Levels
I _{SB1} ^e	Average V_{CC} Current (Standby, Cycling TTL Input Levels)		32 27 23 20		N/A 28 24 21	mA mA mA	$\begin{array}{l} t_{AVAV} = 20ns, \ \overline{E} \geq V_{IH} \\ t_{AVAV} = 25ns, \ \overline{E} \geq V_{IH} \\ t_{AVAV} = 35ns, \ \overline{E} \geq V_{IH} \\ t_{AVAV} = 45ns, \ \overline{E} \geq V_{IH} \end{array}$
I _{SB2} e	V _{CC} Standby Current (Standby, Stable CMOS Input Levels)		750		750	μА	$\overline{E} \geq (V_{CC} - 0.2V)$ All Others $V_{IN} \leq 0.2V$ or $\geq (V_{CC} - 0.2V)$
I _{ILK}	Input Leakage Current		±1		±1	μΑ	$V_{CC} = max$ $V_{IN} = V_{SS} \text{ to } V_{CC}$
I _{OLK}	Off-State Output Leakage Current		±5		±5	μΑ	$V_{CC} = \max$ $V_{IN} = V_{SS} \text{ to } V_{CC}, \overline{E} \text{ or } \overline{G} \ge V_{IH}$
V_{IH}	Input Logic "1" Voltage	2.2	V _{CC} + .5	2.2	V _{CC} + .5	V	All Inputs
V _{IL}	Input Logic "0" Voltage	V _{SS} 5	0.8	V _{SS} 5	0.8	V	All Inputs
V _{OH}	Output Logic "1" Voltage	2.4		2.4		V	I _{OUT} =-4mA
V _{OL}	Output Logic "0" Voltage		0.4		0.4	V	I _{OUT} = 8mA
T _A	Operating Temperature	0	70	-40	85	°C	_

Note b: The STK10C68-20 requires V_{CC} = 5.0V \pm 5% supply to operate at specified speed.

Note c: I_{CC_1} and I_{CC_3} are dependent on output loading and cycle rate. The specified values are obtained with outputs unloaded. Note d: I_{CC} is the average current required for the duration of the *STORE* cycle (t_{STORE}). Note e: $E \ge V_{IH}$ will not produce standby current levels until any nonvolatile cycle in progress has timed out.

AC TEST CONDITIONS

Input Pulse Levels
Input Rise and Fall Times ≤ 5ns
Input and Output Timing Reference Levels 1.5V
Output Load

CAPACITANCE^f $(T_A = 25^{\circ}C, f = 1.0MHz)$

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
C _{IN}	Input Capacitance	8	pF	$\Delta V = 0$ to 3V
C _{OUT}	JT Output Capacitance		pF	$\Delta V = 0$ to 3V

Note f: These parameters are guaranteed but not tested.




Figure 1: AC Output Loading

SRAM READ CYCLES #1 & #2


$(V_{CC} = 5.0V \pm 10\%)^b$

	SYME	BOLS	PARAMETER		10C68-20 STK10C68-25		C68-25	STK10C68-35		STK10C68-45		UNITS
NO.	#1, #2	Alt.	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
1	t _{ELQV}	t _{ACS}	Chip Enable Access Time		20		25		35		45	ns
2	t _{AVAV} g	t _{RC}	Read Cycle Time	20		25		35		45		ns
3	t_{AVQV}^h	t _{AA}	Address Access Time		22		25		35		45	ns
4	t_{GLQV}	t _{OE}	Output Enable to Data Valid		8		10		15		20	ns
5	t_{AXQX}^h	^t OH	Output Hold after Address Change	5		5		5		5		ns
6	t _{ELQX}	t_{LZ}	Chip Enable to Output Active	5		5		5		5		ns
7	$t_{EHQZ^{i}}$	t _{HZ}	Chip Disable to Output Inactive		7		10		13		15	ns
8	t_{GLQX}	t _{OLZ}	Output Enable to Output Active	0		0		0		0		ns
9	t _{GHQZ} i	t _{OHZ}	Output Disable to Output Inactive		7		10		13		15	ns
10	t _{ELICCH} f	t _{PA}	Chip Enable to Power Active	0		0		0		0		ns
11	t _{EHICCL} e, f	t _{PS}	Chip Disable to Power Standby		25		25		35	·	45	ns


Note g: \overline{W} must be high during SRAM READ cycles and low during SRAM WRITE cycles. \overline{NE} must be high during entire cycle. Note h: I/O state assumes \overline{E} , $\overline{G} \leq V_{IL}$, $\overline{W} \geq V_{IH}$, and $\overline{NE} \geq V_{IH}$; device is continuously selected.

Note i: Measured <u>+</u> 200mV from steady state output voltage.

SRAM READ CYCLE #1: Address Controlled^{g, h}



SRAM READ CYCLE #2: E Controlled




SRAM WRITE CYCLES #1 & #2

$(V_{CC} =$	$5.0V \pm$	10%) ^b
-------------	------------	-------------------


No		SYMBOLS		DADAMETED	STK10C68-20 STK10C68-25		C68-25	STK10C68-35		STK10C68-45		LINUTO	
NO.	#1	#2	Alt.	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
12	t _{AVAV}	t _{AVAV}	t _{WC}	Write Cycle Time	20		25		35		45		ns
13	t _{WLWH}	t _{WLEH}	t _{WP}	Write Pulse Width	15		20		25		30		ns
14	t _{ELWH}	t _{ELEH}	t _{CW}	Chip Enable to End of Write	15		20		25		30		ns
15	t _{DVWH}	t _{DVEH}	t _{DW}	Data Set-up to End of Write	8		10		12		15		ns
16	t _{WHDX}	t _{EHDX}	t _{DH}	Data Hold after End of Write	0		0		0		0		ns
17	t _{AVWH}	t _{AVEH}	t _{AW}	Address Set-up to End of Write	15		20		25		30		ns
18	t _{AVWL}	t _{AVEL}	t _{AS}	Address Set-up to Start of Write	0		0		0		0		ns
19	t _{WHAX}	t _{EHAX}	t _{WR}	Address Hold after End of Write	0		0		0		0		ns
20	t _{WLQZ} i, j		t _{WZ}	Write Enable to Output Disable		7		10		13		15	ns
21	t _{WHQX}		t _{OW}	Output Active after End of Write	5		5		5		5		ns

Note j: If \overline{W} is low when \overline{E} goes low, the outputs remain in the high-impedance state. Note k: \overline{E} or \overline{W} must be $\geq V_{IH}$ during address transitions. $\overline{NE} \geq V_{IH}$.

SRAM WRITE CYCLE #1: W Controlled^k



SRAM WRITE CYCLE #2: E Controlled^k



MODE SELECTION

Ē	w	G	NE	MODE	POWER
Н	Х	Х	Х	X Not Selected	
L	Н	L	Н	H Read SRAM	
L	L	Х	Н	Write SRAM	Active
L	Н	L	L	Nonvolatile RECALLI	Active
L	L	Н	L	Nonvolatile STORE	I _{CC2}
L L	L H	L H	L X	No Operation	Active

Note I: An automatic *RECALL* takes place at power up, starting when V_{CC} exceeds 4.25V and taking $t_{RESTORE}$.

STORE CYCLES #1 & #2

 $(V_{CC} = 5.0V \pm 10\%)^{b}$


NO.	SYMBOLS			PARAMETER	MIN	MAX	UNITS
NO.	#1	#2	Alt.	PARAMETER		IVIAA	UNITS
22	t _{WLQX} ^m	t _{ELQX}	t _{STORE}	STORE Cycle Time		10	ms
23	t _{WLNH} n	t _{ELNH}	t _{WC}	STORE Initiation Cycle Time	20		ns
24	t _{GHNL}			Output Disable Set-up to NE Fall	5		ns
25		t _{GHEL}		Output Disable Set-up to \overline{E} Fall	5		ns
26	t _{NLWL}	t _{NLEL}		NE Set-up	5		ns
27	t _{ELWL}			Chip Enable Set-up	5		ns
28		t _{WLEL}		Write Enable Set-up	5		ns

Note m: Measured with \overline{W} and \overline{NE} both returned high, and \overline{G} returned low. STORE cycles are inhibited below 4.0V.


Note n: Once t_{WC} has been satisfied by NE, G, W and E, the STORE cycle is completed automatically. Any of NE, G, W or E may be used to terminate the STORE initiation cycle.

Note o: If \overline{E} is low for any period of time in which \overline{W} is high while \overline{G} and \overline{NE} are low, then a RECALL cycle may be initiated.

STORE CYCLE #1: W Controlledo



STORE CYCLE #2: E Controlledo



RECALL CYCLES #1, #2 & #3

$(V_{CC} =$	5.0V ±	- 10%) ^b
-------------	--------	---------------------


NO.	SYMBOLS			DADAMETED	MINI	MAY	UNITS
	#1	#2	#3	PARAMETER	MIN	MAX	UNITS
29	t _{NLQX} p	t _{ELQXR}	t _{GLQXR}	RECALL Cycle Time		20	μs
30	t_{NLNH}^{q}	t _{ELNHR}	t _{GLNH}	RECALL Initiation Cycle Time	20		ns
31		t _{NLEL}	t _{NLGL}	NE Set-up	5		ns
32	t _{GLNL}	t _{GLEL}		Output Enable Set-up	5		ns
33	t _{WHNL}	t _{WHEL}	t _{WHGL}	Write Enable Set-up	5		ns
34	t _{ELNL}	t _{GLEL}	t _{ELGL}	Chip Enable Set-up	5		ns
35	t _{NLQZ}			NE Fall to Outputs Inactive		20	ns
36	t _{RESTORE}			Power-up RECALL Duration		550	μs

Note p: Measured with \overline{W} and \overline{NE} both high, and \overline{G} and \overline{E} low.


Note q: Once t_{NLNH} has been satisfied by \overline{NE} , \overline{G} , \overline{W} and \overline{E} , the *RECALL* cycle is completed automatically. Any of \overline{NE} , \overline{G} or \overline{E} may be used to terminate the RECALL initiation cycle.

Note r: If \overline{W} is low at any point in which both \overline{E} and \overline{NE} are low and \overline{G} is high, then a STORE cycle will be initiated instead of a RECALL.


RECALL CYCLE #1: NE Controlledo



RECALL CYCLE #2: E Controlledo



RECALL CYCLE #3: G Controlledo, r



DEVICE OPERATION

The STK10C68 has two modes of operation: SRAM mode and nonvolatile mode, determined by the state of the NE pin. When in SRAM mode, the memory operates as a standard fast static RAM. While in nonvolatile mode, data is transferred in parallel from SRAM to EEPROM or from EEPROM to SRAM.

NOISE CONSIDERATIONS

Note that the STK10C68 is a high-speed memory and so must have a high-frequency bypass capacitor of approximately $0.1\mu F$ connected between V_{cc} and V_{ss} , using leads and traces that are as short as possible. As with all high-speed CMOS ICs, normal careful routing of power, ground and signals will help prevent noise problems.

SRAM READ

The STK10C68 performs a READ cycle whenever \overline{E} and \overline{G} are low and \overline{NE} and \overline{W} are high. The address specified on pins A_{0-12} determines which of the 8,192 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of t_{AVQV} (READ cycle #1). If the READ is initiated by \overline{E} or \overline{G} , the outputs will be valid at t_{ELQV} or at t_{GLQV} , whichever is later (READ cycle #2). The data outputs will repeatedly respond to address changes within the t_{AVQV} access time without the need for transitions on any control input pins, and will remain valid until another address change or until \overline{E} or \overline{G} is brought high or \overline{W} or \overline{NE} is brought low.

SRAM WRITE

A WRITE cycle is performed whenever \overline{E} and \overline{W} are low and \overline{NE} is high. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either \overline{E} or \overline{W} goes high at the end of the cycle. The data on pins DQ_{0-7} will be written into the memory if it is valid t_{DVWH} before the end of a \overline{W} controlled WRITE or t_{DVEH} before the end of an \overline{E} controlled WRITE.

It is recommended that \overline{G} be kept high during the entire WRITE cycle to avoid data bus contention on the common I/O lines. If \overline{G} is left low, internal circuitry will turn off the output buffers t_{WLQZ} after \overline{W} goes low.

NONVOLATILE STORE

A *STORE* cycle is performed when $\overline{\text{NE}}$, $\overline{\text{E}}$ and $\overline{\text{W}}$ and low and $\overline{\text{G}}$ is high. While any sequence that achieves this state will initiate a *STORE*, only $\overline{\text{W}}$ initiation (*STORE* cycle #1) and $\overline{\text{E}}$ initiation (*STORE* cycle #2) are practical without risking an unintentional SRAM WRITE that would disturb SRAM data. During a *STORE* cycle, previous nonvolatile data is erased and the SRAM contents are then programmed into nonvolatile elements. Once a *STORE* cycle is initiated, further input and output are disabled and the DQ₀₋₇ pins are tri-stated until the cycle is complete.

If \overline{E} and \overline{G} are low and \overline{W} and \overline{NE} are high at the end of the cycle, a READ will be performed and the outputs will go active, signaling the end of the STORE.

NONVOLATILE RECALL

A *RECALL* cycle is performed when \overline{E} , \overline{G} and \overline{NE} are low and \overline{W} is high. Like the *STORE* cycle, *RECALL* is initiated when the last of the four clock signals goes to the *RECALL* state. Once initiated, the *RECALL* cycle will take t_{NLQX} to complete, during which all inputs are ignored. When the *RECALL* completes, any READ or WRITE state on the input pins will take effect.

Internally, *RECALL* is a two-step procedure. First, the SRAM data is cleared, and second, the nonvolatile information is transferred into the SRAM cells. The *RECALL* operation in no way alters the data in the nonvolatile cells. The nonvolatile data can be recalled an unlimited number of times.

As with the *STORE* cycle, a transition must occur on any one control pin to cause a *RECALL*, preventing inadvertent multi-triggering. On power up, once $V_{\rm CC}$ exceeds the $V_{\rm CC}$ sense voltage of 4.25V, a *RECALL* cycle is automatically initiated. Due to this automatic *RECALL*, SRAM operation cannot commence until $t_{\rm RESTORE}$ after $V_{\rm CC}$ exceeds approximately 4.25V.

POWER-UP RECALL

During power up, or after any low-power condition ($V_{\rm CC}$ < 3.0V), an internal *RECALL* request will be latched. When $V_{\rm CC}$ once again exceeds the sense voltage of 4.25V, a *RECALL* cycle will automatically be initiated and will take $t_{\rm RESTORE}$ to complete.

If the STK10C68 is in a WRITE state at the end of power-up *RECALL*, the SRAM data will be corrupted. To help avoid this situation, a 10K Ohm resistor should be connected either between \overline{W} and system V_{cc} or between \overline{E} and system V_{cc} .

HARDWARE PROTECT

The STK10C68 offers two levels of protection to suppress inadvertent <u>STORE</u> cycles. If the control signals (\overline{E} , \overline{G} , \overline{W} and \overline{NE}) remain in the <u>STORE</u> condition at the end of a <u>STORE</u> cycle, a second <u>STORE</u> cycle will not be started. The <u>STORE</u> (or <u>RECALL</u>) will be initiated only after a transition on any one of these signals to the required state. In addition to multi-trigger protection, <u>STORE</u>s are inhibited when V_{CC} is below 4.0V, protecting against inadvertent <u>STORE</u>s.




Figure 2: I_{CC} (max) Reads

LOW AVERAGE ACTIVE POWER

The STK10C68 draws significantly less current when it is cycled at times longer than 55ns. Figure 2 shows the relationship between I_{CC} and READ cycle time. Worst-case current consumption is shown for both CMOS and TTL input levels (commercial temperature range, $V_{cc} = 5.5V$, 100% duty cycle on chip enable). Figure 3 shows the same relationship for WRITE cycles. If the chip enable duty cycle is less than 100%, only standby current is drawn when the chip is disabled. The overall average current drawn by the STK10C68 depends on the following items: 1) CMOS vs. TTL input levels; 2) the duty cycle of chip enable; 3) the overall cycle rate for accesses; 4) the ratio of READs to WRITES; 5) the operating temperature; 6) the V_{CC} level; and 7) I/ O loading.




Figure 3: I_{CC} (max) Writes

C = Ceramic 28-pin 300 mil DIPS = Plastic 28-pin 350 mil SOIC

ORDERING INFORMATION

