

PRELIMINARY CUSTOMERPROCUREMENTSPECIFICATION

Z89323/373/393

16-BIT DIGITAL SIGNAL PROCESSORS

FEATURES

Device	DSP ROM (K Words)	OTP (K Words)	DSP RAM (Words)	Max Core MIPS
Z89323	8		512	20
Z89373		8	512	16
Z89393	64*		512	20

* External

- Operating Temperature Ranges: 0°C to +70°C (Standard) -40°C to +85°C (Extended)
- 4.5- to 5.5-Volt Operating Range

DSP Core

- 20 MIPS @ 20 MHz, 16-Bit Fixed Point DSP
- 50 ns Instruction Cycle Time
- Single-Cycle Multiply and ALU Operations
- Two Internal Data Buses and Address Generators
- Six Register Address Pointers
- Optimized Instruction Set (30 Instructions)

Package Device	44-Pin PLCC	68-Pin PLCC	44-Pin QFP	80-Pin QFP	100-Pin QFP
Z89323	~	~	~	~	
Z89373	✓	~	~	~	
Z89393					~

On-Board Peripherals

- 4-Channel, 8-Bit Analog to Digital Converter (A/D)
- On-Board Serial Peripheral Interface (SPI)
- Up to 40 Bits of Programmable I/O
- Two Channels of Programmable Pulse Width Modulators (PWM)
- Three General-Purpose Timer/Counters
- Two Watch-Dog Timers (WDT)
- Programmable PLL
- Three Vectored Interrupts Servicing Eight Interrupt Sources
- Power-Down and Power-On Reset

GENERAL DESCRIPTION

The Z89323/373/393 DSP family of products builds on Zilog's first generation Z893XX DSP core, integrating several peripherals especially well suited for cost-effective voice, telephony, and control applications.

These DSP devices feature a modified Harvard architecture supported by one program bus and two on-chip data buses. This bus structure is supported by two address generators and six register pointers to ensure that the 20 MIPS DSP CPU is continually active.

The Z893X3 DSP family is designed to provide a complete DSP and control system on a single chip. By integrating

various peripherals, such as a high-speed 4-channel, 8-bit A/D, an SPI, three timers with PWM and WDT support, the Z893X3 family provides a compact system solution and reduces overall system cost.

To support a wide variety of development needs, the Z893X3 DSP product family features the cost-effective Z89323 with 8 Kwords of on-chip ROM, and the Z89373, a 16-MIPS OTP version of the Z89323, ideal for prototypes and early production builds. For systems requiring more than 8 Kwords of program memory, the Z89393 device can address up to 64 Kwords of external program memory.

DS95DSP0101 Q4/95

GENERAL DESCRIPTION (Continued)

The Z893X3 DSP family is 100 percent source and objectcode compatible with the existing Z89321/371/391 devices, providing users, who can benefit from increased integration and reduced system cost, an easy migration path from one DSP product to the next.

Throughout this specification, references to the Z89323 device applies equally to the Z89373 and Z89393, unless otherwise specified.

Notes:

All Signals with a preceding front slash, "/", are active Low, e.g., B//W (WORD is active Low); /B/W (BYTE is active Low, only).

Power connections follow conventional descriptions below:

Connection	Circuit	Device
Power	V _{cc}	V _{DD}
Ground	GND	V_{ss}




Figure 1. Z893X3 Functional Block Diagram

PIN DESCRIPTION




Figure 2. 44-Pin PLCC Z89323/373 Pin Configuration

No.	Symbol	Function	Direction	No.	Symbol	Function	Direction
1	P20/INT0	Port20/Interrupt0	In/Output	23	ANI	A/DInput1	Input
2	EXT12/P012	ExtData12/Port012	In/Output	24	AN2	A/DInput2	Input
3	EXT13/P013	ExtData13/Port013	In/Output	ත	ANB	A/DInput3	Input
4	EXT14/P014	ExtData14/Port014	In/Output	26	ANACC	AnalogPower	Input
5	Vss	Ground		27	V _{DD}	Power	•
6	EXT15/P015	ExtData15/Port015	In/Output	28	RD/WR	RWExternalBus	Culput
7	EXT3/P03	ExtData3/Port03	In/Output	29	EAO	ExtAddress0	Cutput
8	EXT4/P04	ExtData4/Port04	In/Output	30	EA1	ExtAddress1	Cutput
9	V _{ss}	Ground		31	EA2	ExtAddress2	Cutput
10	EXT5/P05	ExtData5/Port05	In/Output	32	P23/UO1	Port23/UserOutput1	In/Output
11	EXT6P06	ExtData6/Port06	In/Output	33	/DS	ExtDataStrobe	Cutput
12	EXT7/P07	ExtData7/Port07	In/Output	34	ак	Clock/Crystalln	Input
13	P21/INT1	Port21/Interrupt1	In/Output	35	aко	Clock/CrystalOut	Input
14	EXT8/P08	ExtData8/Port08	In/Output	36	P22/UO0	Port22/UserOutput0	In/Output
15	EXT9/P09	ExtData9/Port09	In/Output	37	P24/UO2	Port24/UserOutput2	In/Output
16	V _{ss}	Ground		38	WAIT	WaitforExt	Input
17	EXT10/P010	ExtData10/Port010	In/Output	39	RES	Reset	Input
18	EXT11/P011	ExtData11/Port011	In/Output	40	V _{ss}	Ground	
19	VAH	AnalogHighRef.	Input	41	EXT0/P00	ExtData0/Port00	In/Output
20	VALO	AnalogLowRef.	Input	42	EXT1/P01	ExtData1/Port01	In/Output
21	ANGND	AnalogGround	Input	43	EXT2/P02	ExtData2/Port02	In/Output
22	AND	A/DInput0	Input	44	Vss	Ground	-

Table 1. 44-Pin PLCC Z89323/373 Pin Description

DS95DSP0101 Q4/95

كالك






Figure 3. 68-Pin PLCC Z89323/373 Pin Configuration

4

Table 2. 68-Pin PLCC Z89323/373 Pin Description

No.	Symbol	Function	Direction	No.	Symbol	Function	Direction
1	P12/SIN	Port12/SerialInput	In/Output	35	AND	A/DInput0	Input
2	P20/INT0	Port20/Interrupt0	In/Output	36	ANI	A/DInput1	Input
3	EXT12/P012	ExtData12/Port012	In/Output	37	AN2	A/DInput2	Input
4	EXT13/P013	ExtData13/Port013	In/Output	38	ANB	A/DInput3	Input
5	VDD	Power		39	V _{ss}	Giound	
6	EXT14/P014	ExtData14/Port014	In/Output	40	P21/INT1	Port21/Interrupt1	In/Output
7	V _{ss}	Ground		41	ANACC	AnalogPower	Input
8	EXT15/P015	ExtData15/Port015	In/Output	42	V _{DD}	Power	Input
9	NC	NoConnection		43	RĎ/WR	RWExternalBus	Cutput
10	NC	NoConnection		44	HALT	HaltExecution	Input
11	EXT3/P03	ExtData3/Port03	In/Output	45	EA0	ExtAddress0	Cutput
12	EXT4/P04	ExtData4/Port04	In/Output	46	EA1	ExtAddress1	Cutput
13	V _{ss}	Ground		47	EA2	ExtAddress2	Cutput
14	V_{DD}^{m}	Power		48	NC	NoConnection	
15	EXT5/P05	ExtData5/Port05	In/Output	49	V_{DD}	Power	
16	P13SOUT	Port13/SerialOutput	In/Output	50	P23/U01	Port23/UserOutput1	In/Output
17	EXT6/P06	ExtData6/Port06	In/Output	51	/DS	ExtDataStrobe	Cutput
18	P14/SS	Port14/SerialSelect	In/Output	52	P24U02	Port24/UserOutput2	In/Output
19	EXT7/P07	ExtData7/Port07	In/Output	53	ам	Clock/CrystalIn	Input
20	P155K	Port15/SerialClock	In/Output	54	ако	Clock/CrystalOut	Input
21	P27	Port27	In/Output	55	P26	Port26	In/Output
22	EXT8/P08	ExtData8/Port08	In/Output	56	P22/UC0	Port22/UserOutput0	In/Output
23	EXT9/P09	ExtData9/Port09	In/Output	57	P25/U12	Port25/UserInput2	In/Output
24	V _{ss}	Ground	-	58	WAT	WaitforExt	Input
ත	EXT10/P010	ExtData10/Port010	In/Output	59	RES	Reset	Input
26	V SS EXT11/P011	Ground		60	V Ss V	Giound	
27	EXT11/P011	ExtData11/Port011	In/Output	61	٧ _m	Power	
28	V_{DD}	Power		62	V _{cc}	Giound	
29	VÄH	AnalogHighRef.	Input	63	EXT0/P00	ExtData0/Port00	In/Output
30	V _{ss}	Ground		64	EXT1/P01	ExtData1/Port01	In/Output
31	P16/U10	Port16/UserInput0	In/Output	65	EXT2/P02	ExtData2/Port02	In/Output
32	VALO	AnalogLowRef.	Input	66	P10/INT2	Port10/Interrupt2	In/Output
33	P17/Ul1	Port17/UserInput1	In/Output	67	Vss	Giound	•
34	ANGND	AnalogGround	Input	68	PII ALKOUT	Port11/ClockOutput	In/Output





No.	Symbol	Function	Direction	No.	Symbol	Function	Direction
1	EXT3/P03	ExtData3/Port03	In/Output	23	E#0	ExtAddress0	Cutput
2	EXT4/P04	ExtData4/Port04	In/Output	24	EA1	ExtAddress1	Output
3	V _{ss}	Ground		න	EA2	ExtAddress2	Cutput
4	EXT5/P05	ExtData5/Port05	In/Output	26	P23U01	Port23/UserOutput1	In/Output
5	EXT6/P06	ExtData6/Port06	In/Output	27	/DS	ExtDataStrobe	Cutput
6	EXT7/P07	ExtData7/Port07	In/Output	28	ам	Clock/Crystalln	Input
7	P21/INT1	Port21/Interrupt1	In/Output	29	aко	Clock/CrystalOut	Input
8	EXT8/P08	ExtData8/Port08	In/Output	30	P22/UC0	Port22/UserOutput0	In/Output
9	EXT9/P09	ExtData9/Port09	In/Output	31	P24/UO2	Port24/UserOutput2	In/Output
10	Vss	Ground		32	WAIT	WaitforExt	Input
11	EXT10/P010	ExtData10/Port010	In/Output	33	/RES	Reset	Input
12	EXT11/P011	ExtData11/Port011	In/Output	34	V _{ss}	Ground	
13	VAH	AnalogHighRef.	Input	35	EXT0/P00	ExtData0/Port00	In/Output
14	VALO	AnalogLowRef.	Input	36	EXT1/P01	ExtData1/Port01	In/Output
15	ANGND	AnalogGround	Input	37	EXT2/P02	ExtData2/Port02	In/Output
16	AND	A/DInput0	Input	38	Vss	Ground	
17	ANI	A/DInput1	Input	39	P20/INT0	Port20/Interrupt0	In/Output
18	AN2	A/DInput2	Input	40	EXT12/P012	ExtData12/Port012	In/Output
19	ANB	A/DInput3	Input	41	EXT13/P013	ExtData13/Port013	In/Output
20	ANACC	AnalogPower	Input	42	EXT14/P014	ExtData14/Port014	In/Output
21	V_{DD}	Power		43	V _{ss}	Ground	
22	RD/WR	RWExternalBus	Output	44	EXT15/P015	ExtData15/Port015	In/Output

Table 3. 44-Pin QFP Z89323/373 Pin Descriptio

DS95DSP0101 Q4/95

6








Figure 4a. 80-Pin QFP Z89323/373 Pin Configuration

Table 4a. 80-Pin QFP Z89323/373 Pin Description

No.	Symbol	Function	Direction	No.	Symbol	Function	Direction
1	NC	NoConnection		41	RD/WR	RWExternalBus	Cutput
2	EXT15/P015	ExtData15/Port015	In/Output	42	P35	Port35	Output
3	/EXTEN	ExtEnable	Input	43	NC	NoConnection	•
4	NC	NoConnection		44	HALT	HaltExecution	Input
5	EXT3/P03	ExtData3/Port03	In/Output	45	E 40	ExtAddress0	Output
6	P32	Port32	Input	46	P36	Port36	Output
7	EXT4/P04	ExtData4/Port04	In/Output	47	EA1	ExtAddress1	Cutput
8	V _{ss}	Ground	•	48	EA2	ExtAddress2	Output
9	V _m	Power		49	NC	NoConnection	•
10	EXT5/P05	ExtData5/Port05	In/Output	50	V_{DD}	Power	
11	P13SOUT	Port13/SerialOutput	In/Output	51	P23/U01	Port23/UserOutput1	In/Output
12	EXT6/P06	ExtData6/Port06	In/Output	52	/DS	ExtDataStrobe	Cutput
13	P14/SS	Port14/SerialSelect	In/Output	53	P24U02	Port24/UserOutput2	In/Output
14	EXT7/P07	ExtData7/Port07	In/Output	54	aк	Clock/Crystalln	Input
15	P155K	Port15/SerialClock	In/Output	55	аю	Clock/CrystalOut	Input
16	P27	Port27	In/Output	56	P26	Port26	In/Output
17	EXT8/P08	ExtData8/Port08	In/Output	57	P22/UC0	Port22/UserOutput0	In/Output
18	EXT9/P09	ExtData9/Port09	In/Output	58	P25/U12	Port25/UserInput2	In/Output
19	V _m	Ground		59	WAT	WaitforExt	Input
20	V SS P33	Port33	Input	60	P37	Port37	Cutput
21	EXT10/P010	ExtData10/Port010	In/Output	61	RES	Reset	Input
22	V _{ss} NC	Ground		62	V _{ss}	Ground	
23	NČ	NoConnection		63	۷ _m	Power	
24	P34	Port34	Cutput	64	V _{ss} V _⊡ NC	NoConnection	
25	EXT11/P011	ExtData11/Port011	In/Output	65	V ss P30	Ground	
26	V _{ID} VAH	Power		66	P30	Port30	Input
27	VÄH	AnalogHighRef.	Input	67	EXT0/P00	ExtData0/Port00	In/Output
28	V _{cc}	Ground		68	EXT1/P01	ExtData1/Port01	In/Output
29	V _{ss} P16/U10	Port16/UserInput0	In/Output	69	EXT2/P02	ExtData2/Port02	In/Output
30	VALO	AnalogLowRef.	Input	70	P10/INT2	Port10/Interrupt2	In/Output
31	P17/Ul1	Port17/UserInput1	In/Output	71	V _{ss}	Ground	
32	ANGND	AnalogGround	Input	72	P11/CLKOUT	Port11/ClockOutput	In/Output
33	AND	A/DInput0	Input	73	P12/SIN	Port12/SerialInput	In/Output
34	ANI	A/DInput1	Input	74	P20/INT0	Port20/Interrupt0	In/Output
35	AN2	A/DInput2	Input	75	EXT12/P012	ExtData12/Port012	In/Output
36	ANB	A/DInput3	Input	76	EXT13/P013	ExtData13/Port013	In/Output
37	V _{ss}	Ground	-	77	V_{DD}	Power	-
38	P21/INT1	Port21/Interrupt1	In/Output	78	EXT14/P014	ExtData14/Port014	In/Output
39	ANACC	AnalogPower	Input	79	V _{ss} P31	Ground	-
40	V_{DD}	Power	Input	80	P31	Port31	Input





No.	Symbol	Function	Direction	No.	Symbol	Function	Direction
1	/EXTEN	EXTEnable	Input	51	HALT	HaltExecution	Input
2	EXT3/P03	ExtData3/Port03	In/Output	52	EAO	ExtAddress0	Cutput
3	P#8	ProgramAddress8	Output	53	PD8	ProgramData8	Input
4	EXT4/P04	ExtData4/Port04	In/Output	54	EA1	ExtAddress1	Ċitput
5	PA9	ProgramAddress9	Output	55	PD9	ProgramData9	Input
6	V _{ss}	Ground		56	EA2	ExtAddress2	Cutput
7	V _{DD}	Power		57	ROMEN	ROMEnable	Input
8	EXT5/P05	ExtData5/Port05	In/Output	58	V_{DD}	Power	" poc
9	PA10	ProgramAddress10	Output	59	PD10	ProgramData10	Input
9 10	P13SOUT	0		60	P23U01	Port23/UserOutput1	
		Port13/SerialOutput	In/Output			•	In/Output
11	EXT6/P06	ExtData6/Port06	In/Output	ଗ	/DS	ExtDataStrobe	Cutput
12	PA11	ProgramAddress11	Output	62	PD11	ProgramData11	Input
13	P14/SS	Port14/SerialSelect	In/Output	63	P24UO2	Port24/UserOutput2	In/Output
14	EXT7/P07	ExtData7/Port07	In/Output	64	aк	Clock/CrystalIn	Input
15	P15SK	Port15/SerialClock	In/Output	65	ako	Clock/CrystalOut	Input
16	P27	Port27	In/Output	66	P26	Port26	In/Output
17	PA12	ProgramAddress12	Output	67	PD12	ProgramData12	Input
18	EXT8/P08	ExtData8/Port08	In/Output	68	P22UC0	Port22/UserOutput0	In/Output
19	PA13	ProgramAddress13	Output	69	PD13	ProgramData13	Input
20	EXT9/P09	ExtData9/Port09	In/Output	70	P25/U12	Port25/UserInput2	In/Output
21	PA14	ProgramAddress14	Output	71	PD14	ProgramData14	Input
22	V _{ss}	Ground	Capor	72	WAIT	WaitforExt	Input
23	PA15	ProgramAddress15	Output	73	PD15	ProgramData 15	Input
24	EXT10/P010	ExtData10/Port010	In/Output	74	RES	Reset	Input
25			ii VOuput	75		Ground	npor
	V SS FD0	Ground Dimension	luno. t		V _{SS}		
26 77		ProgramData0	Input	76 77	V _D	Power	
27	EXT11/P011	ExtData11/Port011	In/Output	77	V _{ss}	Ground	<u> </u>
28	PD1	ProgramData1	Input	78	PÃO	ProgramAddress0	Cutput
29	V_{DD}	Power		79	EXT0/P00	ExtData0/Port00	In/Output
30	VAH	AnalogHighRef.	Input	80	PA1	ProgramAddress1	Cutput
31	V _{ss}	Ground		81	EXT1/P01	ExtData1/Port01	In/Output
32	P16/U10	Port16/UserInput0	In/Output	82	PA2	ProgramAddress2	Cutput
33	VALO	AnalogLowRef.	Input	88	EXT2/P02	ExtData2/Port02	In/Output
34	P17/Ul1	Port17/UserInput1	In/Output	84	P10/INT2	Port10/Interrupt2	In/Output
35	FD2	ProgramData2	Input	85	PA3	ProgramAddress3	Cutput
36	ANGND	AnalogGround	Input	86	Vss	Ground	
37	AND	A/DInput0	Input	87		Port11/ClockOutput	In/Output
38	ANI	A/DInput1	Input	88	P12/SIN	Port12/SerialInput	In/Output
39 39	AN2	A/DInput2		89	P20/INTO	Port20/Interrupt0	In/Output
40	ANB	A/DInput3	Input Input	90	PA4	ProgramAddress4	Output
		-					
41		Ground Dout 0.1 /Intormunt 1	lo/O to t	91	EXT12/P012	ExtData12/Port012	In/Output
42	P21/INT1	Port21/Interrupt1	In/Output	92 00	PA5	ProgramAddress5	Output
43	ANACC	AnalogPower	Input	98 01	EXT13/P013	ExtData13/Port013	In/Output
44	FD3	ProgramData3	Input	94	V_{DD}	Power	= .
45	V_{DD}	Power		95	EXT14/P014	ExtData14/Port014	In/Output
46	FD4	ProgramData4	Input	96	P46	ProgramAddress6	Cutput
47	FD5	ProgramData5	Input	97	V _{ss}	Ground	
48	RD/WR	RWExternalBus	Output	98	PĀZ	ProgramAddress7	Cutput
49	PD6	ProgramData6	Input		EXT15/P015	ExtData15/Port015	In/Output
50	FD7	ProgramData7	Input	100	/PAZ	Tri-stateProgramBus	Input
<u> </u>					,,,, , ,	in otasi rogia neus	" por

DS95DSP0101 Q4/95

CLKO-CLKI *Clock* (output/input). These pins act as the clock circuit input and output.

EXT15-EXT0 *External Data Bus* (input/output). These pins act as the data bus for user-defined outside registers, such as an ADC or DAC. The pins are normally tri-stated, except when the outside registers are specified as destination registers in the instructions. All the control signals exist to allow a read or a write through this bus. If user I/O Port 0 is enabled, these signals function as user Programmable I/O.

RD//**WR** *Read*/*Write Strobe* (output). This pin controls the data direction signal for the EXT-Bus. Data is available from the CPU on EXT15-EXT0 when this signal is Low. EXT-Bus is in input mode (high-impedance) when this signal is High.

EA2-EA0 *External Address* (output). These pins control the user-defined register address output (latched). One of eight user-defined external registers is selected by the processor with these address pins for read or write operations. Since the addresses are part of the processor memory map, the processor is simply executing internal reads and writes. External Addresses are used internally by the processor if the ADC, bit I/O (Port 0- 2), or SPI are enabled. (See the banks allocation of the EXT registers in Tables 6 and 7.)

/DS *Data Strobe* (output). This pin control the data strobe signal for EXT-Bus. Data is read by the external peripheral on the rising edge of /DS. Data is also read by the processor on the rising edge of CK.

HALT *Halt State* (input). This pin controls Stop Execution. The CPU continuously executes NOPs and the program counter remains at the same value when this pin is held High. An interrupt request must be executed (enabled) to exit HALT mode. After the interrupt service routine, the program continues from the instruction after the HALT (active high).

/INTO-/INT2 Three Interrupts (input, active on rising edge). These pins control interrupt requests 0-2. Interrupts are generated on the rising edge of the input signal. Interrupt vectors for the interrupt service starting address are stored in the following program memory locations:

Device	/INT0	/INT1	/INT2
Z89323/373	1FFFH	1FFEH	1FFDH
Z89393	FFFFH	FFFEH	FFFDH

Priority is: INT2 = lowest, INT0 = highest. (**Note**: INT2 pin is not bonded out on the 44-pin QFP or PLCC packages.)

(RES *Reset* (input, active Low). This pin controls the asynchronous reset signal. The /RES signal must be kept Low for at least one clock cycle (clock output of the PLL block). The CPU pushes the contents of the Program Counter (PC) onto the stack and then fetches a new PC value from program memory address 0FFCH (or FFFCH for the Z89393) after the reset signal is released.

WAIT *WAIT State* (input). The wait signal is sampled at the rising edge of the clock with appropriate setup and hold times. The normal write cycle will continue when wait is inactive on a rising clock. A single wait-state can be generated internally by setting the appropriate bits in the wait state register (Bank 15/Ext 3) (active high).

P00-P015 *Port 0* (input/output). These pins control Port 0 input and output when EXT I/F is not in use.

P10-P17 *Port 1* (input/output). These pins are used for Port 1 programmable bit I/O when INT2, CLKOUT, SPI, or UI0-1 are not being used.

P20-P27 *Port 2* (input/output). These pins control Port 2 input or output when UI2, UO0-2 or INT0-INT1 are not being used.

P30-P37 *Port 3* Port3 (3:0) are four inputs and P3 (7:0) are four outputs.

Ul1-Ul0 *Two Input Pins* (input). These general-purpose input pins are directly tested by the conditional branch instructions. These are asynchronous input signals that have no special clock synchronization requirements.

UO1-UO0 *Two Output Pins* (output). These generalpurpose output pins reflect the value of two bits in the status register S5 and S6. These bits have no special significance and may be used to output data by writing to the status register. **Note:** The user output value is the opposite of the status register content.

SIN/SOUT. When enabled, these pins control SPI input and output.

ANO-AN3. These pins are used for Analog-to-Digital converter input.

ANGND and ANVCC. Analog to Digital ground and power supply.

DS95DSP0101 Q4/95

PIN FUNCTIONS (Continued)

VAHI and VALO. Analog to Digital reference voltages.

PAZ *Tri-state Program Bus.* This pin enables the Program Address bus for emulation purposes.

/EXTEN *Ext Enable.* This pin enables Ext output continuously for emulation purposes.

ROMEN *ROM Enable.* This pin selects internal or external Program Memory.

ADDRESS SPACE

Program Memory. Programs of up to 8 Kwords can be masked into internal ROM (OTP for Z89373). Four locations are dedicated to the vector address for the three interrupts (IFFDH-IFFFH) and the starting address following a Reset (IFFCH). Internal ROM is mapped from 0000H to IFFFH, and the highest location for program is IFFBH.

Internal Data RAM. The Z89323 has an internal 512 x 16bit word data RAM organized as two banks of 256 x 16-bit words each: RAM0 and RAM1. Each data RAM bank is addressed by three pointers: Pn:0 (n = 0-2) for RAM0 and Pn:1 (n = 0-2) for RAM1. The RAM addresses for RAM0 and RAM1 are arranged from 0-255 and 256-511, respectively. The address pointers, which may be written to, or read from, are 8-bit registers connected to the lower byte of the internal 16-bit D-Bus and are used to perform modulo addressing. Three addressing modes are available to access the Data RAM: register indirect, direct addressing, and short form direct. The contents of the RAM can be read to, or written from, in one machine cycle per word, without disturbing any internal registers or status other than the RAM address pointer used for each RAM. The contents of each RAM can be loaded simultaneously into the X and Y inputs of the multiplier.

Registers. The Z89323 has 19 internal registers and eight external registers and a secondary set of 15 peripheral control registers. Both external and internal registers are accessed in one machine cycle. The external registers are used to access the on-chip peripherals when they are enabled.




Figure 6. Memory Map

⊗ Silæ

REGISTERS

The internal registers of the Z89323/373/393 are defined below:

Register	Register Definition
Р	Output of Multiplier, 24-bit
X	X Multiplier Input, 16-bit
Y	Y Multiplier Input, 16-bit
Α	Accumulator, 24-bit
SR	Status Register, 16-bit
Pn:b	Six Ram Address Pointers, 8-bit each
PC	Program Counter, 16-bit
EXT 0	
EXT 1	
EXT 2	
EXT 3	
EXT 4	
EXT 5	
EXT 6	
EXT7	

See Table 6 and Table 7 for the different assignments of EXT7-EXT0 in the different banks.

Register	Register Definition
EXTn	External Registers, 16-bit
BUS	D-Bus
Dn:b	Eight Data Pointers*

Note:

* These data pointers occupy the first four locations in RAM bank.

P holds the result of multiplications and is read-only.

X and **Y** are two 16-bit input registers for the multiplier. These registers can be utilized as temporary registers when the multiplier is not being used.

A is a 24-bit Accumulator. The output of the ALU is sent to this register. When 16-bit data is transferred into this register, it is placed into the 16 MSBs and the least significant eight bits are set to zero. Only the upper 16 bits are transferred to the destination register when the Accumulator is selected as a source register in transfer instructions.

Pn:b are the pointer registers for accessing data RAM, (n = 0,1,2 refer to the pointer number) (b = 0,1 refers to RAM Bank 0 or 1). They can be directly read from or written to, and can point to locations in data RAM or Program Memory.

EXTn are external registers (n = 0 to 7). There are eight 16bit registers provided here for mapping external devices into the address space of the processor. Note that the actual register RAM does not exist on the chip, but would exist as part of the internal or external device, such as an ADC.

BUS is a read-only register which, when accessed, returns the contents of the D-Bus. Bus is used for emulation only.

Dn:b refers to locations in RAM that can be used as a pointer to locations in program memory which is efficient for coefficient addressing. The programmer decides which location to choose from two bits in the status register and two bits in the operand. Thus, only the lower 16 possible locations in RAM can be specified. At any one time, there are eight usable pointers, four per bank, and the four pointers are in consecutive locations in RAM. For example, if S3/S4 = 01 in the status register, then D0:0/D1:0/D2:0/D3:0 refer to register locations 4/5/6/7 in RAM Bank 0. Note that when the data pointers are being written to, a number is actually being loaded to Data RAM, so they can be used as a limited method for writing to RAM.

SR is the status register (Figure 8) which contains the ALU status and certain control bits (Table 5).

Table 5.	Status	Register	Bit	Functions
----------	--------	----------	-----	-----------

Status Register Bit	Function
\$15 (N)	ALU Negative
S14 (OV)	ALU Overflow
S13 (Z)	ALU Zero
S12 (L)	Carry
S11 (UI1)	User Input 1
\$10 (UI0)	User Input 0
S9 (SH3)	MPY Output Arithmetically
	Shifted Right by three bits
S8 (OP)	Overflow Protection
S7 (IE)	Interrupt Enable
S6 (UO1)	User Output 1
S5 (UO0)	User Output 0
S4-S3	"Short Form Direct" bits
S2-S0 (RPL)	RAM Pointer Loop Size

REGISTERS (Continued)


The Status Register

The status register can always be read in its entirety. S15-S10 are set/reset by hardware and can only be read by software. S9-S0 control hardware looping and can be written by software (Table 8).

Table 8. RPL Description				
S2	S1	S0	Loop Size	
0	0	0	256	
0	0	1	2	
0	1	0	4	
0	1	1	8	
1	0	0	16	
1	0	1	32	
1	1	0	64	
1	1	1	128	

S15-S12 are set/reset by the ALU after an operation. S11-S10 are set/reset by the user inputs. S6-S0 are control bits described in Table 5. S7 enables interrupts. If S8 is set, the hardware clamps at maximum positive or negative values instead of overflowing. If S9 is set and a multiple/shift option is used, then the shifter shifts the result three bits right. This feature allows the data to be scaled and prevents overflows.

PC is the Program Counter. When this register is assigned as a destination register, one NOP machine cycle is added automatically to adjust the pipeline timing.



* The output value is the opposite of the status register content.

Figure 7. Status Register

EXT Register Assignments

The EXT registers support is extended in the Z893X3 family: In addition to up to seven external registers, there are 28 internal registers on the EXT bus. There are 16 different pages of EXT registers. The same EXT7 register exist in all the pages and control of the bank switching is done via EXT7 register.

Banks 0 to 5 support different combinations of external registers and internal data registers. The user should use the bank that has the internal data registers and the number of external registers to support his application and to use this bank as a working bank to minimize the number of bank switching. Bank 5 has all the A/D registers. Banks 13 to 15 are control registers bank. These control registers are usually used only in the initialization routines.


Table 6. EXT Register Assignments Banks 0-4

EXT∖Bank	0	1	2	3	4
EXT0	Ext0-user	Ext0-user	Ext0-user	Ext0-user	Ext0-user
EXT1	Ext1-user	Ext1-user	Ext1-user	Ext1-user	Ext1-user
EXT2	Ext2-user	Ext2-user	Ext2-user	Ext2-user	Ext2-user
EXT3	SPI data	Ext3-user	Ext3-user	SPI data	Ext3-user
EXT4	Port0	Port0	Ext4-user	Ext4-user	Ext4-user
EXT5	Port1/Port2	Port1/Port2	Port3	Ext5-user	Ext5-user
EXT6	A/D_ch0	A/D_ch1	A/D_ch2	A/D_ch3	Ext6-user
EXT7	Bank/Int_status	Bank/Int_status	Bank/Int_status	Bank/Int_status	Bank/Int_status

Table 7. EXT Register Assignments Banks 6–15

EXT\Bank	5	6-12	13	14	15
EXT0	A/D_ch1		A/D control	Timer2 load	P0 control
EXT1	A/D_ch2		Timer0 control	Timer1 control	P1 control
EXT2	A/D_ch3		Timer0 load	Timer1 load	P2 control
EXT3	SPI data		Timer0	Timer1	Wait State
EXT4	Port0		Timer0 pr. load	Timer1 pr. load	SPI control
EXT5	Port1/Port2		Timer0 prescaler	Timer1 prescaler	PLL control
EXT6	A/D_ch0	A/D_ch0	A/D_ch0	A/D_ch0	Int. Allocation
EXT7	Bank/Int_status	Bank/Int_status	Bank/Int_status	Bank/Int_status	Bank/Int_status

EXT Register Assignments (Continued)





Interrupt Status Bits


When read, these bits provide interrupt information to identify the source for INT2, or when the DSP works in Pending Interrupt mode, to warn the DSP of pending interrupts. These bits also clear the interrupt status bits. Writing 1 will clear these bits.

Wait-State Register

The Wait-State Control Register enables insertion of Wait States when the DSP needs to access slow, inexpensive peripherals. This software-controlled register enables insertion of one Wait State when accessing EXT bus. (One Wait State gives 100 nsec access time instead of 50 nsec access time with a 20 MHz oscillator.) When more than one Wait State is needed, an input pin (WAIT) coupled with external logic can support more than one Wait State. The Wait-State Control Register enables mapping specific EXT register (from EXT0 to EXT6) and specific operation (read or write) to include insertion of one Wait State. EXT7 is always internal register, therefore no Wait State is needed for EXT7.

Note:

When the programmer switches banks it is important to change the Wait State mapping of the EXT registers to match the desired Wait State mapping of the new bank.



Bits 3 - 2 = Wait-State EXT1

- Bits 5 4 = Wait-State EXT2
- Bits 7 6 = Wait-State EXT3
- Bits 9 8 = Wait-State EXT4
- Bits 11 -10 = Wait-State EXT5
- Bits 13 -12 = Wait-State EXT6

Bit14 = Reserved Bit 15 = Test Mode

0 Normal Operation (default) 1 Test Mode: Bits 6-5 of the Status Register drives, P23 and P22, respectively (VO0 and VO1).

Figure 8a. Bank 15/EXT3 Register

FUNCTIONAL DESCRIPTION

Analog to Digital Converter (ADC)

The ADC is an 8-bit half flash converter that uses two reference resistor ladders for its upper 4 bits (Most Significant Bits) and lower 4 bits (Least Significant Bits) conversion. Two reference voltage pins, VA (High) and VA (Low), are provided for external reference voltage supplies. During the sampling period from one of the four channel inputs, the converter is also being auto-zeroed before starting the conversion. The conversion time is dependent on the external clock frequency and the selection of the prescaler value for the internal ADC clock source. The minimum conversion time is 2.0 μ s. (See Figure 9, ADC Architecture.)

The ADC control register is Bank 13/Ext 0. A conversion can be initiated in one of four ways: by writing to the A/D control register, INT1 input pin, Timer 2 or Timer 0 equal 0. These four are programmable selectable. There are four modes of operation that can be selected: one channel converted four times with the results written to each Result register, one channel continuously converted and one Result channel updated for each conversion, four channels converted once each and the four results written to the Result registers, and four channels repeatedly converted and the Result registers kept updated. The channel to be converted is programmable and if one of the four-channel modes is selected then the programmed channel will be the first channel converted and the other three will be in sequence following with wraparound from Channel 3 to Channel 0.

The start commands are implemented in such a way as to begin a conversion at any time, if a conversion is in progress and a new start command is received, then the conversion in progress will be aborted and a new conversion will be initiated. This allows the programmed values to be changed without affecting a conversion-in-progress. The new values will take effect only after a new start command is received.

The clock prescaler can be programmed to derive a minimum 2 μ s conversion time for clock inputs from 4 MHz to 20 MHz. For example, with a 20 MHz crystal clock the prescaler should be programmed for divide by 40, which then gives a 2 μ s conversion rate.

The ADC can generate an Interrupt after either the first or fourth conversion is complete depending on the programmable selection.

The ADC can be disabled (for low power) or enabled by a Control Register bit.

Though the ADC will function for a smaller input voltage and voltage reference, the noise and offsets remain constant during the specified electrical range. The errors of the converter will increase and the conversion time may also take slightly longer due to smaller input signals.




Figure 9. ADC Architecture

FUNCTIONAL DESCRIPTION (Continued)




Figure 10. ADCTL Register (Low Byte)

Prescaler Values (bits 7, 6, 5)

D2	D1	D0	Prescaler (Crystal divided by)
0	0	0	8
0	0	1	16
0	1	0	24
0	1	1	32
1	0	0	40
1	0	1	48
1	1	0	56
1	1	1	64

Note:

The ADC is currently being characterized. Converter errors are estimated to increase to 2 LSBs (Integral non-linearity), 1 LSB (Differential non-linearity) and 10 mV (Zero error at 25° C) if the voltage swing on the reference ladder is decreased to -3V.

Modes (bits 4, 3)

QUAD	SCAN	
0	0	Convert selected channel 4 times then stop.
0	1	Convert selected channel then stop.
1	0	Convert 4 channels then stop.
1	1	Convert 4 channels continuously.

Channel Select (bits 2, 1, 0)

	(, ,	,	
CSEL2	CSEL1	CSEL0	Channel
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3




Figure 11. ADCTL Register (High Byte)

ADE (bit 15). A 0 disables any A/D conversions or access–ing any ADC registers except writing to ADE bit. A 1 Enables all ADC accesses.

Reserved (bits 14, 13). Reserved for future use.

ADCINT (bit 12). This is the ADC Interrupt bit and is Read Only. The ADCINT will be reset any time this register is written.

ADIT (bit 11). This bit selects when to set the ADC Interrupt if ADIE=1. A value of 0 sets the Interrupt after the first A/D conversion is complete. A value of 1 sets the Interrupt after the fourth A/D conversion is complete.

ADIE (bit 10). This is the ADC Interrupt Enable. A value of 0 disables setting the ADC Interrupt. A value of 1 enables setting the ADC Interrupt.

START	(bits §	9, 8)	

ADST1	ADST0	Mode
0	0	Conversion starts when this register is written.
0	1	Conversion starts on a rising edge INT1 input pin.
1	0	Conversion starts when Timer 2 times out.
1	1	Conversion starts when Timer 0 times out.

There are four ADC result registers. For their location in the different banks, see EXT Register Assignments.

Figure 12 shows the input circuit of the ADC. When conversion starts, the analog input voltage from one of the eight channel inputs is connected to the MSB and LSB flash converter inputs as shown in the Input Impedance CKT diagram. This effectively shunts 31 parallel internal resistance of the analog switches and simultaneously charges 31 parallel 0.5 pF capacitors, which is equivalent to seeing a 400 Ohms input impedance in parallel with a 16 pF capacitor. Other input stray capacitance adds about 10 pF to the input load. For input source, resistances up to 2 kOhms can be used under normal operating conditions without any degradation of the input settling time. For larger input source resistance longer conversion cycle time may be required to compensate the input settling time factor.





Figure 12. Input Impedance of ADC



FUNCTIONAL DESCRIPTION (Continued)

22

TIMER/COUNTERS

The Z89323/373/393 has two 16-bit Timer/Counters that can be independently configured to operate in various modes. Each is implemented as a 16-bit Load Register (TMLR) and a 16-bit down counter (TMR). Timer/Counter inputs can be selected from among UI0 or UI1 pins and outputs from among UO0 or UO1 pins. The Timer/Counter clock is a scaled version of system clock. Each counter has an 8-bit clock prescaler with divide count controlled by the 16-bit Prescaler Load Register (TPLR). The clock rates of the two timer/counters are independent of each other. External input events occur optionally on the rising edge, the falling edge, or both rising and falling edges of the input. Output actions on external pins can be programmed to occur with either polarity. The Timer/Counter operational modes are selected through the 16-bit Control Register (TCTL). This register defines the operational modes of its companion Timer (Figure 14).

Each Timer contains a set of five 16-bit Registers. The Ext Register Assignment specifies the location of each Timer Registers. All accesses to Timer Registers occur with zero Wait States.




Figure 14. TCTL Register

TIMER/COUNTERS (Continued)

Timer Modes

The Timer modes can be categorized as input modes and output modes. In input modes, the Timer/Counter is used for input signals only. In output modes, a selected output pin is driven. If a Timer/Counter is enabled (CE=1) and an output pin, UO0 or UO1, is selected to be driven, the DSP Processor's Status Register bits 5 or 6 does not affect the state of that pin.

Output Modes

MODE 0. The Timer/Counter is configured to generate a continuous square wave of 50% duty cycle. Writing a new value to the TMLR Register takes effect at the end of current cycle unless TMR is written.

MODE 1. The Timer/Counter is configured to generate a single pulse of programmable duration. The asserted state may be either logic high or logic low. Retriggering the one-shot before the end of the pulse causes it to continue for the new duration.

MODE 2. The Timer/Counter is configured to generate a pulse-width modulated repeating waveform. The duty cycle ranges from 0-100% (0/256 to 255/256) of a cycle in steps of 1/256 of a cycle. The asserted state of the waveform may be either logic high or logic low. Writing a new pulse-width value to the TMLR Register takes effect at the end of current cycle unless TMR is written.

MODE 3. The Timer/Counter is configured to generate a pulse-width modulated repeating waveform. The duty cycle ranges from 0-100% (0/65,536 to 65,535/65,536) of a cycle in steps of 1/65,536 of a cycle. The asserted state of the waveform may be either logic high or logic low. Writing a new pulse-width value to the TMLR Register takes effect at the end of current cycle unless TMR is written.

MODE 4. The Timer/Counter is configured to generate a series of pulses ranging from 0 to 65,535. The pulses are actually the Timer Clock (TMCLK), which is gated to the output until the counter under flows.

MODE 5. The Timer/Counter is configured to generate an output pulse that is asserted under program control, and de-asserted when a programmable number of input edges (up to 65,535) have been counted on an input pin (UI0 or UI1). Assertion may be either logic high or logic low.

MODE 6. The Timer/Counter is configured to generate a Hardware Reset on time-out unless retriggered by software.

MODE 7. The Timer/Counter is configured to generate a Hardware Reset on time-out unless retriggered by an event on one of the input pins UI0 or UI1.

Input Modes

The input modes use one of the input pins UI0 or UI1. The signals on these pins are synchronized with the internal Timer Clock, TMCLK, before being applied to the Timer. The input signal frequency must be no higher than 1/4th of TMCLK frequency.

MODE 8. The Timer/Counter is configured to measure the time for which its input is asserted.

MODE 9. The Timer/Counter is configured to measure the period from one rising (falling) edge to the next rising (falling) edge on the input.

MODE 10. The Timer/Counter is configured to count the number of input edges (up to 65,535). Input edges may be selected as rising or falling or both.

MODE 11. The Timer/Counter is configured to count the number of input edges (up to 65,535) in a time window set by the second timer. Edges are counted until the second timer under flows. Input edges may be selected as rising or falling or both.

Bank 13/EXT1 (Timer0) or Bank 14/EXT1 (Timer1) Timer Control Register (TCTL) 14 13 12 11 10 9 8 7 5 2 0 15 6 4 з 1 Timer/Counter 0 Timer/Counter disabled (default) 1 Timer/Counter enabled Input Select 00 Inputs have no effect 01 Reserved 10 UI0 Pin 11 UI1 Pin Input Event 00 Low Level or Falling Edge 01 High Level or Rising Edge 10 Both Rising and Falling Edges 11 Reserved Output Select 00 Outputs Unaffected 01 Reserved 10 Drive UO0 Pin 11 Drive UO1 Pin Output Invert 0 Output asserted High on Timeout 1 Output asserted Low on Timeout Timer Mode Timer Output Modes 0000 Square Wave Mode 0 0001 One-Shot Mode 1 0010 PWM short (8-bit) Mode 2 0011 PWM long (16-bit) Mode 3 0100 Pulse Count Output Mode 4 Mode 5 0101 Triggered Count 0110 S/W Watch-Dog Mode Mode 6 0111 H/W Watch-Dog Mode Mode 7 **Timer Input Modes** 1000 Gated Count Mode 8 1001 Period Mode 9 1010 Pulse Count Mode 10 1011 Gated Pulse Count Mode 11 Reserved Test Mode* 0 Normal Operation 1 Factory Test Mode *Note: The user should always


Figure 15. Register Bit Fields

program this bit to be 0.

TIMER/COUNTERS (Continued)

Timer Load Register (TMLR)

This 16-bit Register holds a value that is reloaded into timer upon timer under flow.



Timer Prescaler Load Register (TPLR)

The 16-bit TPLR Register holds the prescaler reload value in its lower 8 bits. Bit 15 is the Timer's Interrupt Pending bit. When set, it signifies an interrupt event in its companion timer. The IP bit can only be set by the Timer. It can be cleared only by software when it writes a value to this register with a "1" in bit position 15; a "0" in bit position 15 will have no effect on the state of IP bit. Bits [14:8] must always be written with 0s for future compatibility.

15	14	8 7	0
Test	Zeros	Prescaler Reload Value	

Timer Register (TMR)

TMR is a 16-bit down counter that holds the current Timer/ Counter value. It can be read as any ordinary register. However, writing to TMR is different than writing to an ordinary register. A write to TMR Register causes the contents of TMLR Register to be written into it, causing the Timer to be retriggered. Any data on DSP's Memory Data (MD) Bus is ignored during a write to TMR.



Timer Prescale Register (TPR)

TPR is an 8-bit down counter that holds the current Prescaler count value. It can be read as any ordinary register. However, writing to TPR is different than writing to an ordinary register. A write to TPR Register causes the lower 8-bit contents of TPLR Register to be written into it, causing the Prescaler to be retriggered. Any data on DSP's Memory Data (MD) Bus is ignored during a write to TPR.

7	0
TPR 8-Bit Counter	

Prescaler Operation

The Timer/Counter Clock (TMCLK) is generated by the output of the prescaler. The Prescaler is an 8-bit down counter, TPR, followed by a divide-by-two flip-flop that generates a 50 percent duty cycle output clock TMCLK. The Prescaler's input clock is the system clock, CLKIN, divided by two. Thus, the maximum prescaler output frequency is 1/4 of the system clock frequency.

Once the prescaler counter is loaded, it decrements at its clocked frequency and generates an output to the divideby-two flip-flop. When the count reaches 0, the counter is reloaded from the lower 8 bits of TPLR Register. The 8-bit prescaler counter is loaded with value in TPLR Register field [7:0] in one of three ways:

- 1. When 8-bit prescaler counter, TPR, decrements to zero.
- 2. By writing to TPR Register.
- 3. When companion Timer/Counter TMR is reloaded upon under flow from its TMLR Register, or retriggered by writing directly to TMR Register.




Figure 16. Prescaler Block Diagram




Figure 17. Counter/Timer Block Diagram

TIMER/COUNTERS (Continued)

16-Bit General-Purpose Timer/Counter T2

The 16-bit timer/counter is available for general-purpose use. When the counter counts down to the zero state, the timer 2 load register loads into timer 2, and if timer 2 interrupt is enabled, an interrupt is received. The counting operation of the counter can be disabled. The timer/ counter clock source can be selected to be system clock/ 2 or UI2. The counter is defaulted to the Enable state. If the system designer does not choose to use the timer, the counter can be disabled.




Figure 18. Timer/Counter 2 Load Register

I/O Ports

I/O pin allocation for ports in the different package types is designed to provide increased flexibility and support for various modes of operation. The 44-pin package features the special signals, as well as all packages supporting the EXT 16-bit bus. In cases where the application does not require an external EXT bus, these I/O pins can be allocated to 16-bit general-purpose I/O port (P0), the special signals port (P1) or additional port (P3). The 80-pin PQFP package supports up to 40 I/O pins.

Pin Count Package	44-Pin PLCC/PQFP	68-Pin PLCC	80-Pin PQFP	100-Pin PQFP⁺
P0[15:8]	EXT,P0,P1*	EXT,P0	EXT,P0	EXT,P0
P0[7:0]	EXT,P0	EXT,P0	EXT,P0	EXT,P0
P1[7:0]		P1*	P1*	P1*
P2[7:0]	P2[4:0]*	P2*	P2*	P2*
P3[7:0]			P3	

Table 9. Various Package I/O Port Allocation

Note:


* Ports with special signals: Interrupts inputs, Serial Peripheral Interface


(SPI), CLKOUT and Timers inputs and outputs.

† (ICE chip)

16-bit Programmable I/O (Port 0)

When the appropriate bit is set in the Port 1 control register, Port 0 acts as a 16-bit programmable, bidirectional, CMOScompatible port. Each of the 16 lines can be independently programmed as an input or an output, or globally as an open-drain output. When enabled, Bank 0/Ext 4 acts as the data I/O register. Bank 15/Ext 0 serves as the Port 0 direction register while Bank 15/Ext 1, has specified bits to enable Port 0 and determine whether Port 0 is globally configured as open-drain outputs.








Figure 20. Port 0, 1 and 2 Configuration

8-Bit Programmable I/O (Port 1)

When the appropriate bit is set in the Port 1 control register, Port 1 acts as an 8-bit programmable, bi-directional, CMOS-compatible port. Each of the eight lines can be independently programmed as an input or an output or globally as an open-drain output. When enabled, Bank0/EXT5 (Least Significant Bit) acts as the data I/O register. Bank15/EXT1 serves as the Port1 direction control register. Port 1 can also be programmed to provide special I/O functions.

Table 10. Port 1 Bit Function Selection

Port.Bit	IF (Condition Explanation)	Then	Else
P1.0	Bank15/Ext1(3)=1 (Enable External Interrupt Source INT2)	INT2	P10
P1.1	Bank15/Ext1(5)=1 (CLKOUT Enable)	CLKOUT	P11
P1.2	Bank15/Ext4(0)=1 (SPI Enable)	SIN	P12
P1.3	Bank15/Ext4(0)=1 (SPI Enable)	SOUT	P13
P1.4	Bank15/Ext4(0)=1 (SPI Enable)	SS	P14
P1.5	Bank15/Ext4(0)=1 (SPI Enable)	SK	P15
P1.6	Bank13/Ext1(2-1)=10 or Bank14/Ext1(2-1)=10 (UI0 Enable)	UI0	P16
P1.7	Bank13/Ext1(2-1)=11 or Bank14/Ext1(2-1)=11 (UI0 Enable)	UI1	P17





Figure 21. Bank15/EXT1 Register


8-Bit Programmable I/O (Port 2)

Port 2 is an 8-bit programmable, bidirectional, CMOScompatible port. Each of the eight lines can be independently programmed as an input or an output or globally as an open-drain output. Port 2 can also be programmed to provide special I/O functions. When Port 2 acts as programmable I/O, Bank0/EXT5 (MSB) acts as the data I/O register. Bank15/EXT2 serves as Port 2 control register.

Table 11. Port 2 Bit Function Selection	Table 11.	Port 2 Bit	Function	Selection
---	-----------	------------	----------	-----------

Port.Bit	IF (Condition Explanation)	Then	Else
P2.0	Bank15/Ext2(9)=1 (Enable External Interrupt Source INT0)	INT0	P20
P2.1	Bank15/Ext1(4)=1 (Enable External Interrupt Source INT1)	INT1	P21
P2.2	Bank13/Ext1(6-5)=10 or Bank14/Ext1(6-5)=10 (UO0 Enable)	UO0	P22
P2.3	Bank13/Ext1(6-5)=11 or Bank14/Ext1(6-5)=11 (UO0 Enable)	UO1	P23
P2.4	Bank15/Ext2(14)=1 (UO2 Enable)	UO2	P24
P2.5	Bank15/Ext2(13)=1 (Timer2 Clock is UI2)	UI2	P25
P2.6		P26	P26
P2.7		P27	P27





8-Bit Programmable I/O (Port 3)

Port 3 is an additional I/O port featured only in the 80-pin PQFP package. P3[3:0] are inputs and P3[7:4] are outputs. The purpose of this additional port is to serve applications that need more than 32 I/O pins. Port 3 enables the user to support up to 40 I/O pins. Port 3 is not

supported in the 100-pin ICE chip PQFP package, therefore this port is not supported in the Z893x3 emulator, and use of this port is not recommended in cases when the other I/O ports can support the I/O requirements.

DS95DSP0101 Q4/95

Serial Peripheral Interface

Serial Peripheral Interface (SPI). The Z893X3 incorporates a serial peripheral interface for communication with other microcontrollers and peripherals. The SPI includes features such as Master/Slave selection. The SPI consists of two registers; SPI Control Register (SCON), SPI Receive/Buffer Register (RxBUF), and SPI Shift Register (Figure 23). **Note:** The SPI shift register and Receive/Buffer register are one in the same and are shown in Figure 41. SCON is located in bank 15/Ext4 (LSB). This register is a read/write register that controls; Master/Slave selection, SS polarity, clock source and phase selection, and error flag. Bit 0 enables/ disables the SPI with the default being SPI disabled. A 1 in this location enables the SPI, and a 0 disables the SPI.

Bits 1 and 2 of the SCON register in Master Mode selects the clock rate. The user may choose whether internal clock is divide by 2, 4, 8, or 16. In Slave Mode, Bit 1 of this register flags the user if an overrun of the RxBUF Register has occurred.

The RxCharOverrun flag can only be reset by writing a 0 to this bit. In slave mode, bit 2 of the Control Register can disable the data-out I/O function. If a 1 is written to this bit, the data-out pin is tri-stated. If a 0 is written to this bit, the SPI will shift out one bit for each bit received. Bit 3 of the SCON Register is the SS polarity bit. A 0 selects active Low (default) polarity on SS, and a 1 selects active High. Bit 4 signals that a receive character is available in the RxBUF Register. If the associated interrupt enable bit is enabled, an interrupt is generated. Bit 5 controls the clock phase of the SPI. A 1 in Bit 5 allows for receiving data on the clock's falling edge and transmitting data on the clock's rising edge. A 0 allows receiving data on the clock's rising edge and transmitting on the clock's falling edge.

The SPI clock source is defined in bit 6 for Master mode. A 1 uses Timer0 output for the SPI clock, and a 0 uses a division of the internal system clock for clocking the SPI. Bit 7 determines whether the SPI is used as a Master or a Slave. A 1 puts the SPI into Master mode and a 0 puts the SPI into Slave mode.

SPI Operation. The SPI can be used in one of two modes; either as system slave, or a system master. In the slave mode, data transfer starts when the slave select (SLAVESEL) pin goes Low. Data is transferred into the slave's SPI Shift Register, through the SIN pin, which has the same address as the RxBUF Register. After a byte of data has been received by the SPI Shift Register a Receive Character Available SPI interrupt and flag is generated. The next byte of data may be received at this time, but the RxBUF Register must be cleared, or a Receive Character Overrun (RxCharOverrun) flag is set in the SCON Register and the data in the RxBUF Register is overwritten.




Figure 23. SPI Control Register (SCON)

Bank	(0/E)	kt 3 (L	.SB)	Reg			
D7	D6	D5	D4	D3	D2	D1	D0

Figure 24. SPI TXRXDATA Register

When the communication between the master and slave is complete, the SS goes High. Unless disconnected, for every bit that is transferred into the slave through the SIN pin, a bit is transferred out through the SOUT pin on the opposite clock edge. During slave operation, the SPI clock pin (SK) is an input (Figure 25). In master mode, the DSP must first activate a SS through one of it's I/O ports. Next, data is transferred through the master's SOUT pin one bit per master clock cycle. Loading data into the shift register initiates the transfer. In master mode, the master's clock drives the slave's clock. At the conclusion of a transfer, a Receive Character Available SPI interrupt and flag is generated. Before data is transferred through the SOUT pin, the SPI Enable bit in the SCON Register must be enabled. The MSB bit 7 is shifted out first.

SPI Clock. The SPI clock can be driven from three sources; with T0, a division of the internal system clock, or an

external master when in slave mode. Bit D6 of the SCON Register controls what source drives the SPI clock. Divided by 2, 4, 8, or 16 can be chosen as the scaler with bits D2, D1 in master mode.

Receive Character Available and Overrun. When a complete data stream is received an interrupt is generated and the RxCharAvail bit in the SCON Register is set. The SPI interrupt can be enabled or disabled (default) in the Interrupt Allocation Register (Bank 15/Ext 6). The RxCharAvail bit is available for interrupt polling purposes and is reset when the RxBUF Register is read. RxCharAvail is generated in both master and slave modes. While in slave mode, if the RxBUF is not read before the next data stream is received and loaded into the RxBUF Register, Receive Character Overrun (RxCharOverrun) occurs. Since there is no need for clock control in slave mode, bit D1 in the SPI Control Register is used to log any RxCharOverrun.




Figure 25. SPI Timing

⊗ Silæ

CLOCK Circuits

The clock generator includes Phase-Locked Loop (PLL) circuit to enable use of low frequency crystal. The benefits of using low frequency crystal are low system cost, low power consumption and low EMI. The PLL circuit can be bypass (s/w controlled).

The clock generated by the PLL circuit (VCO clock) is programmable and controlled by the PLL Divider register.

DSP (System) clock source is programmable and can be one of the 4 options: VCO clock, VCO clock divided by 2, VCO clock divided by 4 or twice the crystal frequency.

Whenever the PLL circuit is switched from Stop VCO to Enable VCO, a software delay of 10 msec must be used before switching the system clock from the oscillator to the PLL, in order to give the PLL time to be stable.

		Table 12. CLO	DCK Modes
STOP_OSC	STOP_VCO	BYPASS_PLL	Mode
0	0	0	 Normal - High frequency clock 32 Khz - VCO running (fast switching time)** STOP CLOCK - Oscillator running
0	0	1	
0	1	0	
0	1	1	 3) 32 Khz 4) STOP CLOCK 5) EXTERNAL CLOCK source *
1	1	0	
1	1	1	

Notes:

* In this clock mode, it is possible to use external clock source instead

of the internal oscillator source.

** Default (power-up) mode of operation.




Figure 26. PLL Functional Block Diagram

Power Down

The Z893X3 supports different levels of power-down modes to minimize device power consumption. The lowest power consumption is at STOP Clock Mode when the Oscillator is turned off (clock modes 2 and 4 when there is no external clock.) The highest power consumption is when the Z893X3 in Normal mode (Clock Mode 0) and there is medium power consumption mode .The SLOW Clock Mode is when the DSP is running with 32 kHz clock (Crystal Clock Modes 1 and 3) and disabling all the peripherals which are not needed in this mode.

Slow Mode

The SLOW mode reduce the chip power consumption by using the 32 kHz clock (Clock Mode 3) of the crystal as a DSP clock and disabling in software all the unnecessary peripherals.


Clock Mode 1 also uses the 32 kHz clock, but in this mode the VCO is still running to enable fast switching (wake up) to the high frequency.

Stop Mode

The STOP mode provides the lowest possible device standby current. In this mode of operation the on chip oscillator and internal system clock are turned off.

In Clock Mode 2 the Oscillator is running while the system clock is turned off to enable fast switching (wake up) to the high frequency.

STOP mode is exited when the recovery source as defined in Bank4/EXT5[6:5] is toggled to the recovery defined level. In case of Clock Mode 2 the program resumes operation starting from the next instruction after the stop instruction. In case of Clock Mode 4, the program resumes operation starting from the reset vector address after executing operations similar to the Power-On Reset sequence of operations.





Interrupt Controller

There are eight different interrupt sources (when all of them are enabled). Bits [3:0] of the Interrupt Allocation Register defines which interrupt source will have the highest priority and will be allocated into IINTO (Internal INTO). Bits[7:0] of the Interrupt Allocation Register defines which interrupt source will have the second highest priority and will be allocated into IINT1 (Internal INT1). Bits[15:8] are enable bits for specific interrupt sources. All the enabled interrupts which are not already allocated into IINT0 or IINT1 are allocated into IINT2. When interrupt happen on IINT2 then IINT2 interrupt routine is reading the Interrupt Status Register (EXT7 in all the Banks) to determine which interrupt occurred and decides on the relative priority. The Interrupt Status Register can be used for polling interrupts mode.

D15 D14 D13 D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1 D0			
												- IINT0 Source		
												0000 : A/D Finish	00	01 : SPI
												0010 : Timer0		11 : Timer1
												0100 : Timer2		01 : INTO H/
												0110 : INT1 H/W 1000 – 1111 : IINT(11 : INT2 H/\ bled
												— IINT1 Source		
												0000 : A/D Finish	00	01 : SPI
												0010 : Timer0		11 : Timer1
												0100 : Timer2		01 : INTO H/
												0110 : INT1 H/W 1000 – 1111 : IINT		11 : INT2 H/\ bled
												- IINT2 Interrupt Sour	ces	
ote: An Interrupt that is	not se	elected	as a s	ource	to IIN	to, III	VT1 or	IINT2	is disa	abled.		. Ir		t Interrupt Disable
												Bit 8 = A/D Finish	1	0
												Bit 9 = SPI	1	0
												Bit 10 = Timer0	1	0
												Bit 11 = Timer1	1	0
												Bit 12 = Timer2	1	0
												Bit 13 = INT0 H/W	1	0
												Bit 14 = INT1 H/W	1	0

Figure 28. Interrupt Allocation Register

FUNCTIONAL DESCRIPTION

Instruction Timing. Most instructions are executed in one machine cycle. Long immediate instructions and Jump or Call instructions are executed in two machine cycles. A multiplication or multiplication/accumulate instruction requires a single cycle. Specific instruction cycle times are described in the Condition Code section.

Multiply/Accumulate. The multiplier can perform a 16-bit x 16-bit multiply, or multiply accumulate, in one machine cycle using the Accumulator and/or both the X and Y inputs. The multiplier produces a 32-bit result, however, only the 24 most significant bits are saved for the next instruction or accumulation. For operations on very small numbers where the least significant bits are important, the data should first be scaled by eight bits (or the multiplier and multiplicand by four bits each) to avoid truncation errors. Note that all inputs to the multiplier should be




Figure 29. Multiplier Block Diagram

fractional two's-complement, 16-bit binary numbers (Figure 29). This puts them in the range [-1 to 0.9999695], and the result is in 24 bits so that the range is [-1 to 0.9999999]. In addition, if 8000H is loaded into both X and Y registers, the resulting multiplication is considered an illegal operation as an overflow would result. Positive one cannot be represented in fractional notation, and the multiplier will actually yield the result 8000H x 8000H = 8000H (-1 x -1 = -1).

ALU. The ALU has two input ports, one of which is connected to the output of the 24-bit Accumulator. The other input is connected to the 24-bit P-Bus, the upper 16 bits of which are connected to the 16-bit D-Bus. A shifter between the P-Bus and the ALU input port can shift the data by three bits right, one bit right, one bit left or no shift (Figure 30).




Figure 30. ALU Block Diagram

FUNCTIONAL DESCRIPTION (Continued)

& Silæ

Hardware Stack. A six-level hardware stack is connected to the D-Bus to hold subroutine return addresses or data. The Call instruction pushes PC+2 onto the stack, and the RET instruction pops the contents of the stack to the PC.

User Inputs. The Z89323 has two inputs, UI0 and UI1, which may be used by Jump and Call instructions. The Jump or Call tests one of these pins and if appropriate, jumps to a new location. Otherwise, the instruction behaves like a NOP. These inputs are also connected to the status register bits S10 and S11, which may be read by the appropriate instruction (Figure 8).

User Outputs. The status register bits S5 and S6 connect directly to UO0 and UO1 pins and may be written to by the appropriate instruction. **Note:** The user output value is the opposite of the status register content.

Interrupts. The Z89323 has three positive edge-triggered interrupt inputs serving up to eight interrupt sources. An interrupt is acknowledged at the end of an instruction execution. It takes two machine cycles to enter an interrupt instruction sequence. The PC is pushed onto the stack and Interrupts are globally disabled. A RET instruction transfers the contents of the stack to the PC and decrements the stack pointer by one word. The priority of the interrupts is IINT0 = highest, IINT2 = lowest. **Note:** The SIEF instruction must be used before exiting an interrupt routine since the interrupts are automatically disabled when entering the routine. (See Interrupt Controller section for more details.)

Registers. The Z89323 has 28 physical internal registers, eight external registers and 15 peripheral control registers. The EA2-EA0 determines the address of the external registers. The signals are used to read from or write to the external registers /DS, WAIT, RD//WR.

I/O Bus. The processor provides a 16-bit, CMOScompatible bus. I/O Control pins provide convenient communication capabilities with external peripherals, and single-cycle access is possible. For slower communications, an on-board hardware wait-state generator can be used to accommodate timing conflicts. Three latched I/O address pins are used to access external registers. Disabling a peripheral allows access to these addresses for general-purpose use. **Wait-State Generator**. An internal Wait-State generator is provided to accommodate slow external peripherals. A single Wait-State can be implemented through a control register. For additional states, a dedicated pin (WAIT) can be held High. The WAIT pin is monitored only during execution of a read or write instruction to external peripherals (EXT bus).

Analog to Digital Converter. The Z89323 has a 4-channel, 8-bit half-flash analog to digital converter. Two external reference voltages are available externally. The ADC prescales to the system clock and can drive an interrupt at the end of a conversion. There are four channels of input with the ADC which can be programmed to convert values either continuously or on an event (timer or interrupt).

Timer/Counter/PWMs (T0, T1). Timer0 and Timer1 are 16-bit timer-counters with 8-bit prescalers. They also offer the option of being used as PWM generators and have both hardware and software Watch-Dog capabilities. Both timers are identical and can be externally or internally clocked and can drive any of the three hardware interrupts.

Timer/Counter (T2). Timer 2 is a general-purpose 16-bit timer/counter. It can be externally or internally clocked and drive either IINT0 and IINT1.

Port 0. Port 0 is a 16-bit user I/O port. Bits can be configured as input or output or globally as open-drain output. When enabled, Port 0 consumes the 16 data lines used by the EXT bus. Port 0 function and EXT use can be dynamically changed by enabling and disabling Port 0.

Port 1. Port 1 is an 8-bit user I/O port. Bits can be configured as input or output or globally as open-drain output.

Port 2. Port 2 has multiple functions. It can be used as an 8-bit user I/O port when the other functions within the port are not in use. As an I/O port, these bits can be configured as input or output or globally as open-drain output. Port 2 also supports the SPI, CLKOUT, all three external hardware interrupt signals and all three timer input and output signals.

RAM ADDRESSING

The address of the RAM is specified in one of three ways (Figure 22):




Figure 31. RAM, ROM, and Pointer Architecture

Register Indirect

Pn:b n = 0-2, b = 0-1

The most commonly used method is a register indirect addressing method, where the RAM address is specified by one of the three RAM address pointers (n) for each bank (b). Each source/destination field in Figures 6 and 9 may be used by an indirect instruction to specify a register pointer and its modification after execution of the instruction.




Figure 32. Indirect Register

The register pointer is specified by the first and second bits in the source/destination field and the modification is specified by the third and fourth bits according to the following table:

D3-D0)	Meaning
00xx 01xx	NOP + 1	No Operation Simple Increment
10xx	-1/LOOP	Decrement Modulo the Loop Count
11xx		Increment Modulo the Loop Count
xx00 xx01	P0:0 or P0:1 P1:0 or P1:1	*
xx10	P2:0 or P2:1	*
xx11 Note:		See Short Form Direct

* If bit 8 is zero, P0:0 to P2:0 are selected;

if bit 8 is one, P0:1 to P2:1 are selected.

When LOOP mode is selected, the pointer to which the loop is referring will cycle up or down, depending on whether a -LOOP or +LOOP is specified. The size of the loop is obtained from the least significant three bits of the Status Register. The increment or decrement of the register is accomplished modulo the loop size. As an example, if the loop size is specified as 32 by entering the value 101 into bits 2-0 of the Status Register (S2-S0) and an increment +LOOP is specified in the address field of the instruction, for example, the RPi field is 11xx, then the register specified by RPi will increment, but only the least significant five bits will be affected. This means the actual value of the pointer will cycle round in a length 32 loop, and the lowest or highest value of the loop, depending on whether the loop is up or down, is set by the three most significant bits. This allows repeated access to a set of data in RAM without software intervention. To clarify, if the pointer value is 10101001 and if the loop = 32, the pointer increments up to 10111111, then drops down to 10100000 and starts again. The upper three bits remaining unchanged. Note that the original value of the pointer is not retained.

Direct Register

The second method is a direct addressing method. The address of the RAM is directly specified by the address field of the instruction. Because this addressing method consumes nine bits (0-511) of the instruction field, some instructions cannot use this mode (see Figure 33).





Figure 33. Direct Internal RAM Address Format

Short Form Direct

Dn:b n = 0-3, b = 0-1

The last method is called Short Form Direct Addressing, where one out of 32 addresses in internal RAM can be specified. The 32 addresses are the 16 lower addresses in RAM Bank 0 and the 16 lower addresses in RAM Bank 1. Bit 8 of the instruction field determines RAM Bank 0 or 1. The 16 addresses are determined by a 4-bit code comprised of bits S3 and S4 of the status register and the third and fourth bits of the Source/Destination field. Because this mode can specify a direct address in a short form, all of the instructions using the register indirect mode can use this mode (Figure 30). This method can access only the lower 16 addresses in the both RAM banks and as such has limited use. The main purpose is to specify a data register,

located in the RAM bank, which can then be used to point to a program memory location. This facilitates downloading lookup tables and other instructions from program memory to RAM.





INSTRUCTION FORMAT

Table 13. Re	gisters
Source/Destination	Register
0000	BUS ^[1]
0001	Х
0010	Y
0011	Α
0100	SR
0101	STACK
0110	PC
0111	${\bf P}^{[1]}$
1000	EXT0
1001	EXT1
1010	EXT2
1011	EXT3
1100	EXT4
1101	EXT5
1110	EXT6
1111	EXT7

Table 12 Degistere

Source/Destination	Meaning
00xx	NOP
01xx	+1
10xx	-1/LOOP
11xx	+1/LOOP
xx00	P0:0 or P0:1 ^[2]
xx01	P1:0 or P1:1 ^[2]
xx10	P2:0 or P2:1 ^[2]
xx11	Short Form Direct Mode ^[3]


Table 14. Register Pointers Field

[1] If RAM Bank bit is 0, then Pn:0 are selected.

If RAM Bank bit is 1, then Pn:1 are selected.


[2] Read only.

[3] When the short form direct mode is selected, 00000-01111 or 10000-11111 are used as RAM addresses.




Note: Source/Destination fields can specify either register or RAM address in RAM pointer indirect mode.








INSTRUCTION FORMAT (Continued)





D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	DO	
																 ACC Modification Codes 0 0 0 0 ROR Rotate right 0 0 0 1 ROL Rotate left 0 0 1 0 SHR Shift right 0 0 1 1 SHL Shift left 0 1 0 0 INC Increment (LSB) 0 1 0 1 DEC Decrement (LSB) 0 1 1 0 NEG Negate 0 1 1 1 ABS Absolute
																Condition Codes 0 0 0 0 TRUE 0 0 0 1 0 1 0 U01=0 0 0 1 1 U01=0 0 1 0 0 C =0 0 1 0 0 V=0 0 1 1 0 OV=0 0 1 1 1 N=0 1 x x x 0 0 0 0 TRUE 0 0 0 1 0 0 1 0 U00=1 0 0 1 1 U01=1 0 1 0 0 C=1 0 1 0 1 Z=1 0 1 0 0 V=1 0 1 1 N=1 1 x x x 0 = Negative Condition 1 = Positive Condition
																 Opcode 1 0 0 1 0 0 0

Figure 38. Accumulator Modification Format








Figure 40. Flag Modification Format

ADDRESSING MODES

This section discusses the syntax of the addressing modes supported by the DSP assembler.

	Table 15.	Addressing Modes
Symbolic Name	Syntax	Description
<pregs></pregs>	Pn:b	Pointer Register
<dregs> (Points to RAM)</dregs>	Dn:b	Data Register
<hwregs></hwregs>	X,Y,PC,SR,P EXTn,A,BUS	Hardware Registers
<accind> (Points to Program Memory)</accind>	@A	Accumulator Memory Indirect
<direct></direct>	<expression></expression>	Direct Address Expression
imm>	# <const exp=""></const>	Long (16-bit) Immediate Value
<simm></simm>	# <const exp=""></const>	Short (8-bit) Immediate Value
<regind> (Points to RAM)</regind>	@Pn:b @Pn:b+ @Pn:b-LOOP @Pn:b+LOOP	Pointer Register Indirect Pointer Register Indirect with Increment Pointer Register Indirect with Loop Decrement Pointer register Indirect with Loop Increment
<memind> (Points to Program Memory)</memind>	@@Pn:b @Dn:b @@Pn:b–LOOP @@Pn:b+LOOP @@Pn:b+	Pointer Register Memory Indirect Data Register Memory Indirect Pointer Register Memory Indirect with Loop Decrement Pointer Register Memory Indirect with Loop Increment Pointer Register Memory Indirect with Increment

There are eight distinct addressing modes for data transfer.

<pregs>, <hwregs> These two modes are used for simple loads to and from registers within the chip, such as loading to the Accumulator, or loading from a pointer register. The names of the registers need only be specified in the operand field (destination first, then source).

<regind> This mode is used for indirect accesses to the data RAM. The address of the RAM location is stored in the pointer. The "@" symbol indicates "indirect" and precedes the pointer, therefore @P1:1 instructs the processor to read or write to a location in RAM1, which is specified by the value in the pointer.

<dregs> This mode is also used for accesses to the data RAM, but only the lower 16 addresses in either bank. The 4-bit address comes from the status register and the operand field of the data pointer. Note that data registers are typically used not for addressing RAM, but loading data from program memory space.

<memind> This mode is used for indirect accesses to the program memory. The address of the memory is located in a RAM location, which is specified by the value in a pointer. Therefore, @@P1:1 instructs the processor to read (write is not possible) from a location in memory, which is specified by a value in RAM, and the location of

the RAM is in turn specified by the value in the pointer. Note that the data pointer can also be used for a memory access in this manner, but only one "@" precedes the pointer. In both cases, the memory address stored in RAM is incremented by one, each time the addressing mode is used, to allow easy transfer of sequential data from program memory.

<accind> Similar to the previous mode, the address for the program memory read is stored in the Accumulator. @A in the second operand field loads the number in memory specified by the address in A.

<direct> The direct mode allows read or write to data RAM from the Accumulator by specifying the absolute address of the RAM in the operand of the instruction. A number between 0 and 255 indicates a location in RAM0, and a number between 256 and 511 indicates a location in RAM1.

Imm> This address mode indicates a long immediate load. A 16-bit word can be copied directly from the operand into the specified register or memory.

<simm> This address mode can only be used for immediate transfer of 8-bit data in the operand to the specified RAM pointer.

CONDITION CODES

The following Instruction Description defines the condition codes supported by the DSP assembler. If the instruction description refers to the $\langle cc \rangle$ (condition code) symbol in

one of its addressing modes, the instruction will only execute if the condition is true.

Code	Description	Code	Description
С	Carry	NU1	Not User One
EQ	Equal (same as Z)	NZ	Not zero
F	False	OV	Overflow
ΙE	Interrupts Enabled	PL	Plus (Positive)
MI	Minus	U0	User Zero
NC	No Carry	U1	User One
NE	Not Equal (same as NZ)	UGE	Unsigned Greater Than or
NIE	Not Interrupts Enabled		Equal (Same as NC)
NOV	Not Overflow	ULT	Unsigned Less Than (Same as C)
NU0	Not User Zero	Z	Zero

INSTRUCTION DESCRIPTIONS

inst.	Description	Synapsis	Operands	Wards	Cycles	Examples
ABS	AbsoluteValue	ABS[<00>; <\$10>	⊲c>A	1	1	ABSNCA
			А	1	1	ABSA
ADD	Addition	ADD <dest>,<src></src></dest>	A,⊲pregis>	1	1	ADDA,P0:0
			A,⊲dregs>	1	1	ADDA,D0:0
			A,⊲imm⊳	2	2	ADDA,#%1234
			A,⊲memind⊳	1	3	ADDA,@@P0:0
			A, <direct></direct>	1	1	ADDA,%F2
			A, <regind></regind>	1	1	ADDA,@P1.1
			A,⊲hwregs⊳	1	1	ADDA,X
			A, <simm></simm>			ADDA,#%12
AND	BitwiseAND	AND <dest>,<src></src></dest>	A,⊲pregs>	1	1	ANDA,P2:0
			A,⊲dregs>	1	1	ANDA,D0:1
			A,⊲imm⊳	2	2	ANDA,#%1234
			A,⊲memind⊳	1	3	ANDA,@@P1:0
			A, <direct></direct>	1	1	ANDA,%2C
			A, <regind></regind>	1	1	ANDA@P12+LOOP
			A, <hwregs></hwregs>	1	1	ANDĄEXT3
			A, <simm></simm>			ANDA,#%12
CALL	Subroutinecal	CALL[<00>,] <address></address>	<cc>,<direct></direct></cc>	2	2	CALLZ,sub2
			<direct></direct>	2	2	CALLsub1
ŒF	Clearcarryflag	CCF	Nbre	1	1	00F
ŒF	ClearCarryFlag	0 E	Nane	1	1	ŒF
CCTF	ClearOPflag	COFF	Nane	1	1	COFF
ው	Comparison	CP <src1>,<src2></src2></src1>	A,⊲pregs>	1	1	CPA,P0.0
	-		A, <dregs></dregs>	1	1	CPA,D3:1
			A⊲memind⊳	1	3	CPA@@P0:1
			A, <direct></direct>	1	1	CPA%FF
			A, <regind></regind>	1	1	CPA,@P2:1+
			A, <hwregs></hwregs>	1	1	CPASTACK
			Adimmo	2	2	CPA,#%FFCF
			A,⊲simm>			CPA,#%12
Œ	Decrement	DEC[<cc>,]<dest></dest></cc>	⊲cc>A,	1	1	DEONZA
		n 'n	Α	1	1	DECA
NC	Increment	INC[<cc>,]<dest></dest></cc>	⊲c>A	1	1	INCPLA
			А	1	1	INCA
Ъ	Jump	JP[<cc>,]<address></address></cc>	<00>,<0irect>	2	2	JPNIE,Label
			<direct></direct>	2	2	JPLabel

2015

A.proges 1 1 LDA@C A.etegrob 1 1 LDA@C A.ditecb 1 1 LDA@C Artegs-Atwregs 1 1 LDQP1: Arego-Atwregs- 1 1 LDCP1: Artegs-Atwregs- 1 1 LDA@P Atwregs-Atwregs- 1 1 <th>Inst.</th> <th>Description</th> <th>Synopsis</th> <th>Operands</th> <th>Wards</th> <th>Cycles</th> <th>Examples</th>	Inst.	Description	Synopsis	Operands	Wards	Cycles	Examples
Approx 1 1 LDAPD: A-regint> A-regint> 1 1 LDAQE A-regint> A-regint> 1 1 LDAQE A-regint> A-regint> 1 1 LDAT24	Ш	Loaddestination	LD <dest>,<src></src></dest>	A, <hwregs></hwregs>	1	1	LDĄX
Areginds 1 1 LDAGE Armaninds 1 3 LDAGE Armaninds 1 1 LDAGE Armaninds 1 1 LDAGE Armaninds 1 1 LDAGE Armaninds 1 1 LDAGE Armadia dreds-A 1 1 LDP14 Armadia dreds-A 1 1 LDP14 Armadia dreds-A 1 1 LDP41 Armadia dreds-Amages 1 1 LDQP1 Armadia dreds-Amages 1 1 LDQP1 Armadia dreds-Amages 1 1 LDAGE Armadia dreds-Amages dreds-Amages dreds-Amages </td <td></td> <td>withsource</td> <td></td> <td>A,<dregs></dregs></td> <td>1</td> <td>1</td> <td>LDA,D0:0</td>		withsource		A, <dregs></dregs>	1	1	LDA,D0:0
A-reginds 1 1 LDA/get A-critects A-directs 1 1 LDA/get A-directs				A,⊲oregs>	1	1	LDA,P0:1
A-meminds 1 3 LDA(20 A-citreds-A A-citreds-A 1 1 LD124A -citreds-A 1 1 LD124A -citreds-A 1 1 LD124A -citreds-A 1 1 LD124A -citreds-A 1 1 LD0001 -prepsdimegs- 1 1 LD0011 -cregitddimmegs- 1 1 LD0011 -cregitddimmegs- 1 1 LD0011 -dimegsdimegs- 1 1 LD0011 -dimegsdimegs- 1 1 LD0011 -dimegsdimegsdimegsdests-cannotber 1 3 LD0001 -dimegsdimegsdimegsdests-cannotber 1 1 LD0001 -dimegsdimegsdimegsdests-cannotber 1 1 LD0001 -dimegsdimegsdimegsdests-cannotber 1 1 LD0001 -dimegsdispitch 1 1 LD0001 -dimegsdispitchdatiswitch 1 1 MD001 -dimegsdispitchdatiswitch 1 1 MD002					1	1	LDA,@P1:1
A-diecb-A 1 1 LDA124 -diecb-A 1 1 LDD124 -diecb-A 1 1 LDD200 -pregs-drwggs 1 1 LDP11,f. -pregs-drwggs 1 1 LDP11,f. -pregs-drwggs 1 1 LDQP1: -digitd-drwgps-drwggs 1 1 LDQP1: -digitd-drwgps-dregs 1 1 LDQP1: -digitd-drwgps-dregs 1 1 LDQP1: -divegs-dregs 1 1 LDQP2: -divegs-dregs 1 1 LDQP2: -divegs-dregs 1 1 LDQP2: -divegs-dregs 1 1 LDQ2: -divegs-dregs 1 1 LDQ2: -divegs-dregrds <t< td=""><td></td><td></td><td></td><td></td><td>1</td><td>3</td><td>LDA@D0:0</td></t<>					1	3	LDA@D0:0
dieds-A 1 1 LD12A diegs-drwegs 1 1 LD02A diegs-drwegs 1 1 LD02A diegs-drwegs 1 1 LD02A diegrids-drwegs 1 1 LD02A diegrids-drwegs 1 1 LD02A diegrids-drwegs 1 1 LD02A diegrids-drwegs 1 1 LD02A diverse-drwegs-drwegs 1 1 LD2A diverse-drwegs-drwegs-drwegs-dest-seamotbez/f sets/-dest-seamotbez/f sets/-dest-					1		LDA,124
degs-dwegs 1 1 LDD002 qregs-dwegs 1 1 LDP11E qregs-dwegs 1 1 LDP11E regrds-dmms 1 1 LDP11E regrds-dmgs-dregs 1 1 LDP11E regrds-dmgs-dmgs-dregrd 1 1 LDP21E regrds-dmgs-dmgs-dregrds 1 1 LD210E regrds-dmgs-dregrds-dest-cannotbe/ Note: When-dest-schwegs-dest-cannotbe/ WLD Multiply MLD-srd-,srd-,srd-,dest-schwegs-dregrds-tankswitch-1 1 MLD40E regrds-dregrds-dest-schwegs-dregrds-tankswitch-1 1 MLD40E dwegs-dregrds-tankswitch-1 1 MLD40E VLD Multiplyandadd <t< td=""><td></td><td></td><td></td><td></td><td>1</td><td></td><td>LD124A</td></t<>					1		LD124A
vPrgs-simm> 1 1 LDP11,f. vprgs-simm> 1 1 LDP11,f. vprgs-simm> 1 1 LDP11,f. vprgs-simm> 1 1 LDP11,f. vprgs-simm> 1 1 LDQP1: vprgs-simm> 1 1 LDQP1: vprgs-simm> 1 1 LDQP1: vprgs-simm> 2 2 LDPC,#P vmrgs-size 1 3 LDY(e0 vmrgs-size 1 1 MLD(e0 vmrgs-size 1 1 MLD(e0 vmrgs-size 1 1 MLD(e0 vmrgs-size 2 2 2 2<				-	1		LDD0.0,EXT7
vPgs>-dwrgs> 1 1 LDP11 digrid>,dwrgs> 1 1 LDQP1: digrid>,dwrgs> 1 1 LDQP1: dwrgs>,dregs> 1 1 LDP14: dwrgs>,dregs> 1 1 LDP14: dwrgs>,dregs> 1 1 LDP24: dwrgs>,dregs 1 1 LDP24: dwrgs>,dregs 1 1 LDX@P1 dwrgs>,dregid> 1 1 LDX@P1 dwrgs>,dregid> 1 1 LDX@P1 dwrgs>,dregid> 1 1 LDX@P1 dwrgs>,dregid> 1 1 LDX@P1 Note: When-dest>is-twregs>,dest>cannotbeP. Note: Wnets Stars: is SR. Note: When-dest>is-dwregs>,dest>cannotbeA. MLDA@ dwregs>,dregind>,dest>(dest) fsrc: is SR. Note: When-dest>is-dwregs>,dest>cannotbeA. MLDA@ dwregs>,dregind>,dest>(dest) fsrc: is-regind>,dest) dyrd>,dregid>,dregid>,dregid>,dregid>,dregid>,dregid>,dest) 1 1 MLDA@ dyrd>,dregid>,dregid>,dregid>,dest) 1 1 <td></td> <td></td> <td></td> <td></td> <td>1</td> <td>1</td> <td>LDP1:1,#%FA</td>					1	1	LDP1:1,#%FA
draginds-simms 1 1 LDQPF1 draginds-simms 1 1 LDQPF1 draggs-stegps 1 1 LDQPC1 draggs-stegp 1 1 LDQPC1 Note: When-dest-is-draggs-dest-cannotbe7 Note: Note: Multiply MLD-srds-srds(d-stankswitch) 1 MLDAG2 draggs-stegrids-stantswitch 1 1 MLD42 dragginds-stegrids-stantswitch 1 1 MLD42 veginds-stegrids-stantswitch 1					1		LDP1:1,EXT1
droged,-dwegs> 1 1 LDQP1: dwegs-dregs dwegs-dregs 1 1 LDQP0: dwegs-dregs dwegs-dregs 1 1 LDSRD dwegs-dregs dwegs-dregs 1 1 LDSRD dwegs-dregs dwegs-dregs 1 1 LDX@A dwegs-dregs vLD Multiply MLD-srd-srds/-dearkswitch 1 1 verside dwegs-dregind-dearkswitch 1 1 MLD@F dwegs-dregind-dearkswitch vLD Multiply MLD-srd-srds/-srd/-dearkswitch 1 1 MLD@F dwegs-dregind-dearkswitch 1 1 MLD@F dwegs-dregind-dearkswitch vLD Multiply MLD-srd-srd/-srd/-srd/-srd/-srd/-srd/-sr					1		LD@P1:1,#1234
dwiegs-sprops 1 1 LDY/P0 dwiegs-schegs 1 1 LDYP0 dwiegs-schegs 1 1 LDSRD dwiegs-actinth 1 3 LDX/P0 dwiegs-actinth 1 3 LDX/P0 dwiegs-actinth 1 3 LDX/P0 dwiegs-actinth 1 1 LDA(P dwiegs-actinth 1 1 LDX(P dwiegs-actinth 1 1 LDX(P dwiegs-actinth 1 1 LDX(P Note: When-dest-is-dwiegs-actist-surges-actist-su				-	1		LD@P1:1+X
dhwegs-degs 1 1 LDSRD dhwegs-atrim 2 2 LDPC# dhwegs-atrim 2 2 LDPC# dhwegs-atrim 1 3 LDX@A dhwegs-atrim 1 3 LDX@A dhwegs-atrim 1 1 LDX@A dhwegs-atrim 1 1 LDX@A dhwegs-atrim 1 1 LDX@A dhwegs-atrim 1 1 LDX@A dhwegs-atrigind 1 1 LDX@A dhwegs-atrigind 1 1 LDX@A vite When-destb-is-dwegs-adest-cannotbeX. Note: When-destb-is-dwegs-adest-cannotbeA VLD Multiply MLD <srd>-std>(-dankswitch) 1 MLDA(@ dhwegs-ateginddankswitch 1 1 MLD@@ dwegs-ateginddankswitch 1 MLD@@ VLD Multiply andadd MPYA-std>-std>-std>-std>-std>-std-std-std-std-std-std-std-std-std-std</srd>				1			
<html>2 2 LDPC#9 <html>4 1 3 LDX@A <html>4 1 1 LDX@P <html>4 1 1 LDX@P Note: When-dest-is-twregs-, dest-cannotbeP. Note: Note: When-dest-is-dwregs-, dest-cannotbeA if <stro-is -dest-cannotbea.<="" extn,="" td=""> MLD Multiply MLD-std>,-std>[-dbankswitch] <html>4 Muegs-, degind> 1 1 MLDA@P <html>4 Muegs-, degind>, -dbankswitch> 1 1 MLD@P</html></html></stro-is></html></html></html></html></html></html></html></html></html></html>						-	
dwregs-accinds 1 3 LDX(@A dwregs-accinds 1 3 LDX(@A dwregs-accinds 1 1 LDA(@P dwregs-accinds 1 1 LDX(EX Note: When-dest-is-fwregs-acest-cannotbeP. Note: When-dest-is-fwregs-acest-cannotbeP. Note: When-dest-is-fwregs-acest-cannotbeX. Note: When-dest-is-fwregs-acest-cannotbeA. MLD Multiply MLD <srd>-srds/(abarkswitch)] dwregs-acegind> 1 1 MLD(#) MLD Multiply MLD<srd>-srds/(abarkswitch)] dwregs-acegind>-acesind-acest-samotbeA. 1 1 MLD(#) MLD Multiply MLD<srd>-srds/(abarkswitch)] dwregs-acegind>-acesi</srd></srd></srd>							
dwegs,-memind= 1 3 LDY@E dwegs,-regind= 1 1 LDA@P dwegs,-dwegs 1 1 LDA@P dwegs,-dwegs 1 1 LDA@P dwegs,-dwegs 1 1 LDA@P Note: When-dest-is-thwegs,-dest-cannotbeP. Note: When-dest-is-thwegs,-dest-cannotbeXires-s-dwegs,-dest-cannotbeXires-s-dwegs,-dest-cannotbeXires-s-dwegs,-dest-cannotbeXires-s-dwegs,-dest-cannotbeA. VLD Multiply MLD <srd>-,srdpi-,dankswitch=1 1 MLDA@ dwegs,-regind-, degind-, degind-,</srd>						· ·	
<hr/> Amegas,steginds 1 1 LDA@P <hr/> Amegas,stwegss 1 1 LDA@P Note: When-dest-is-fwregss,-dest-cannotbeP. Note: When-dest-is-fwregss-adest-cannotbeXif-src-is-X-dest- if-src-isSR. Note: When-dest-is-fwregss-and-src-is-dwegs-,dest- cannotbeXif-src-is-X-dest- if-src-isSR. VLD Multiply MLD-srcb,-srcb[-doankswitch-] <hr/> Amegas,-aregindsdankswitch- 1 1 <hr/> Amegas,-aregindstimustbeabank1 register.Src2s- abankOregister. 1 1 Note: Fortheoperands-twegas,-areginds-the-dandswitch- Fortheoperands-dwegas,-areginds-the-dandswitch- ereginds,-areginds,-tankswitch- 1 1 VPYA Multiplyandadd MPYA-src5,-src2-[-doankswitch-] 1 1 MPYAAu- areginds,-areginds,-tankswitch- VPYA Multiplyandadd MPYA-src5,-src2-[-doanksw							· —
<hwregs-,dwregs< td=""> 1 1 LDX,EXT Note: When-desb-is-thwregs-,desb-cannotbeP. Note: When-desb-is-thwregs-,desb-cannotbeXif if<src>isEXTn_ desb-cannotbeXif WD Multiply MLD MLD Multiply MLD MLD VP/A Multiply MUD Multiply MLD Srcb,<srcb[< td=""> dhwregs-,reginds 1 dhwregs-,reginds-,dankswitch 1 dhwregs-,reginds-,dankswitch 1 MLD Multiply MLD Srcb,<srcb[< td=""> VP/A Multiply MUD Multiply MLD Srcb,<src2<[< td=""> Note: Ifsrc1 is regind-itmustbeabank1 register. Src2 s< a bank0register. Note: Fortheoperands-thwregs-, degind>, the-dandswitch- Fortheoperands-thwregs-, degind>, the-dandswitch- Fortheoperands-dankswitch> VP/A Multiplyandadd MPYA VP/A Multiplyandadd MPYA VP/A Multiplyandadd MPYA VP/A Multiplyandadd MPYA VP/A Multiplyandad</src2<[<></srcb[<></srcb[<></src></hwregs-,dwregs<>							
Note: When-dest-is-thwregs-, dest-cannotbeP. Note: When-dest-is-thwregs-and-src-is-thwregs-, dest- if-src-isEXTn, dest-cannotbeXif-src-isX, dest if-src-isSR. Note: When-src-is-cacind->dest-cannotbeA. VLD Multiply MLD MLD-srd>, <srd>-, -, -, -, -, -, -, -, -, 1 1 MLD Multiply MLD 1 1 MLD-srd>, -, -, -, -, -, -, -, -, 1 1 MLDA(@ -, -, -, -, -, -, -, -, -, -, 1 1 MLDA(@ -, -, -, -, -, -, -, -, -, -, 1 1 MLDA(@ -, -, -, -, -, -, -, -, -, -, 1 1 MLDA(@ -, -, -, -, -, -, -, -, -, -, -, -, 1 1 MLDA(@ -, -, -, -, -, -, -, -, -, -, 1 1 MLDA(@ -, -, -, -, -, -, -, -, 1 1 MLDA(@ -, -, -, -, -, -, -, -, 1 1 MLDA(@ -, -, -, -, -, -, -, -, 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td>LDA,@P0.0-LOOP</td></t<></br></br></br></br></br></br></br></br></br></br></br></srd>							LDA,@P0.0-LOOP
Note: When-dest>is-twregs>and-src>is-twregs>, dest- if <src>isEXTn, dest>cannotbeXif<src>iX, dest if<src>isSR. Note: When-src>is<accind>-dest>cannotbeA. MLD MLD MLD MLD-src>,<src>[-deankswitch-] 1 thregs>,<regind>, -deankswitch> 1 MLD MLD-src>,<src>[-deankswitch-] thregs>,<regind>, -deankswitch> 1 MLD MLD-src>,<src>[-deankswitch-] thregs>,<regind>, -deankswitch> 1 MLDA@ <hr/>-degind>,<regind>, -deankswitch> 1 1 MLD@P <hregind>,<regind>, -deankswitch> 1 1 MLD@P <hr/>-regind>,<regind>, -deankswitch> 1 1 MLD@P Note: Ifsrc1 is <regind>, -deankswitch> 1 1 MLD@P Note: Fortheoperands-twregs>,<regind>, -the-bankswitch>-defaults VPYA Multiplyandadd MPYA 1 1 MPYAAQ <hr/><hr/><hr/><hr/><hr/><hr/><hr/><hr <="" td=""/><td></td><td></td><td></td><td><nwregs>,<nwregs></nwregs></nwregs></td><td>1</td><td>1</td><td>LDX,EX16</td></regind></regind></regind></br></regind></hregind></br></regind></regind></src></regind></src></regind></src></accind></src></src></src>				<nwregs>,<nwregs></nwregs></nwregs>	1	1	LDX,EX16
Note: When-dest-is-hwregs-and-src-is-hwregs-, dest- if-src-is EXTn, -dest-cannotbe Xif-src-is X, -dest- if-src-is SR. Note: When-src-is-accind->dest-cannotbeA. MLD Multiply MLD-src-, <src+[-bankswitch-]< td=""> -hwregs-, regind-, dankswitch- 1 1 MLDA(@ -hwregs-, regind-, dankswitch- 1 1 MLDQ(@ -hwregs-, regind-, dankswitch- defaults - Fortheoperandshwregs-, regind-, the-bankswitch- defaults - Fortheoperandshwregs-, sregind-, the-bankswitch- defaults - Fortheoperandskankswitch- 1 1 MPYA(A -hwregs-, regind-, dankswitch- 1 1 MPYA(A -hwregs-, regind-, dankswitch- 1 1 MPYA(A -regind-, regind-, dankswitch- 1 1 MP</src+[-bankswitch-]<>				Note: When <dest>is<hwreds< td=""><td>s> <dest< td=""><td>>cannoth</td><td>eΡ</td></dest<></td></hwreds<></dest>	s> <dest< td=""><td>>cannoth</td><td>eΡ</td></dest<>	>cannoth	eΡ
if <src>isEXTn, cest>cannotbe Xif<src>isS, Note: When<src>isSR. MD Multiply MLD MLD Note: Vhen<src>is Amege>,<regind> 1 Amege>,<regind>, 1 Amege>,<regind>, 1 MLD Multiply MLD MLD Multiply MLD MLD Amege>,<regind>, Multiply MLD Multiply MLD Merce Amege>,<regind>, Note: Ifsrc1is Fortheoperands 1 Amege>,<regind>, Amege>,<regind>, MPYA Multiplyandadd MPYA Multiplyandadd MPYA Amege>,<regind>, Amege>,<regind>, 1</regind></regind></regind></regind></regind></regind></regind></regind></regind></regind></regind></regind></regind></regind></regind></regind></regind></regind></regind></src></src></src></src>							
if <src>isSR. Note: When<src>is<accind><dest>cannotbeA. M.D Multiply MLD<srd>,<srd>[dankswitch] 1 1 MLDA(@ <hrequind>,<regind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hrequind>, <hred< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td></hred<></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></br></hrequind></br></hrequind></br></hrequind></br></hrequind></br></hrequind></br></hrequind></br></hrequind></br></hrequind></br></hrequind></br></hrequind></br></hrequind></br></hrequind></br></hrequind></br></hrequind></br></hrequind></br></hrequind></br></hrequind></br></hrequind></br></hrequind></br></hrequind></br></hrequind></br></hrequind></br></hrequind></br></hrequind></br></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></hrequind></regind></hrequind></srd></srd></dest></accind></src></src>							
Note: When <src>is Addition M.D. Multiply MLD<src>is 1 1 MLDA; Amregs> 4mregs> 1 1 MLDA; Amregs> 1 1 MLDA; Amregs> 1 1 MLDA; Amregs> 1 1 MLDA; Aregind> 1 1 MLDQP Aregind> 1 1 MLDQP Note: Ifsrc1is 1 MLDQP Note: Ifsrc1is ankswitch>1 1 Note: Ifsrc1is abank0register. Src2is Note: Fortheoperands abank0register. Src2is MP/A Multiplyandadd MPYA Amregs> aregind> abankswitch>1 1 MPYA, MP/A Multiplyandadd MPYA Amregs> aregind> abankswitch>1 1 MPYA, MP/A Multiplyandadd MPYA Amregs> aregind> aregind> abankswitch>1 1 MPYA, MP/A Multiplyandadd MPYA aregind></src></src>							
dwregs, deginds, dankswitchs 1 1 MLDA@ dreginds, dreginds, dankswitchs 1 1 MLD@P dreginds, dreginds, dankswitchs 1 1 MLD@P Note: Ifsrc1 is <reginds, dankswitchs<="" td=""> 1 1 MLD@P Note: Ifsrc1 is <reginds, dankswitchs<="" td=""> 1 1 MLD@P Note: Ifsrc1 is <reginds, dankswitchs<="" td=""> 1 1 MLD@P Note: Ifsrc1 is <reginds, dankswitchs<="" td=""> 1 1 MLD@P Note: Ifsrc1 is <reginds, dankswitchs<="" td=""> 1 1 MLD@P Note: Ifsrc1 is <reginds, dankswitchs<="" td=""> 1 1 MPYA MPYA Multiplyandadd MPYA 4 hwregss, <reginds, dankswitchs<="" td=""> 1 1 MPYAA dhwregss, <reginds, dankswitchs<="" td=""> 1 1 MPYAA 4 hwregs, <reginds, dankswitchs<="" td=""> 1 1 MPYAA dreginds, dreginds, dreginds, dreginds, dankswitchs 1 1 MPYA@ 4 Hwregs, <reginds, dankswitchs<="" td=""> 1 1 MPYA@ MPYA Multiplyandadd MPYA 1 1 <</reginds,></reginds,></reginds,></reginds,></reginds,></reginds,></reginds,></reginds,></reginds,></reginds,>					- <dest>c</dest>	annotbeA	λ.
dnwregs-, cregind-, dankswitch-11 1 MLDA@	MD	Multiply	MI Desirch> esirch>[<bankswitch>]</bankswitch>	<hwreas><reand></reand></hwreas>	1	1	MLDA@P0.0+LOOP
<regind>, degind> 1 1 MLD@F <regind>, degind>, degind>, deankswitch> 1 1 MLD@F Note: Ifsrc1 is <regind> itmustbe abank1 register. Src2's < abank0register.</regind></regind></regind>		(inclupi)			⊾ 1		MLDA@P1.0,OFF
<regind>,<regind>,<bankswitch> 1 1 MLD@P Note: Ifsrc1is<regind>itmustbeabank1register.Src2's<abank0register.< td=""> Note: <hwregs>forsrc1cannotbeX. Note: Fortheoperands <hwregs>,<regind>-the<bankswitch>clefaults VPYA Multiplyandadd MPYA 1 1 MPYAA, <hwregs>,<regind>-the <heakswitch> VPYA Multiplyandadd MPYA 1 1 MPYAA, <hwregs>,<regind>-the <heakswitch> VPYA Multiplyandadd MPYA 1 1 MPYAA, <hwregs>,<regind>-the <heakswitch> 1 1 MPYAA, <hwregs>,<regind>-the <heakswitch> 1 1 MPYAA, <hwregs>,<regind>-the <heakswitch> 1 1 MPYAQ Note: Ifsrc1is<regind>-theakswitch> 1 1 MPYAQ Note: Ifsrc1is<regind>-theakswitch> 1 1 MPYAQ Note: Ifsrc1is<regind>-itmustbeabank1register.Src2's<reakset </reakset abank0register. Note: Fortheoperands<-the dankswitch> 1 1 Note: Fortheoperands<-forsrc1cannotbeX.</regind></regind></regind></heakswitch></regind></hwregs></heakswitch></regind></hwregs></heakswitch></regind></hwregs></heakswitch></regind></hwregs></heakswitch></regind></hwregs></bankswitch></regind></hwregs></hwregs></abank0register.<></regind></bankswitch></regind></regind>							MLD@P1:1,@P2:0
Note: If src1 is <regind> it must be abank 1 register. Src2's < abank 0 register.</regind>							MLD@P0:1,@P1:0,ON
abank0register. Note: https://www.egs.storecommons.com Note: Fortheoperands.-hwregs.,,, MPYA Multiplyandadd MPYA MPYA Multiplyandadd MPYA Amregs.streginds 1 1 MPYAA(http://www.egs.streginds-the-bankswitchs MPYA Multiplyandadd MPYA Multiplyandadd MPYA Multiplyandadd MPYA Amregs.streginds-the-bankswitchs MPYA 1 MPYA Multiplyandadd MPYA Multiplyandadd MPYA Amregs.streginds-the-bankswitchs MPYA 1 MPYA@ Note: Ifsrc1is 1 MPYA@ Note: Fortheoperands Note: Fortheoperands Note: Fortheoperands Note: Fortheoperands					>	I	
Note: <hwregs>forsrc1 cannotbeX. Note: Fortheoperands Fortheoperands forsrc1 cannotbeX. Note: Fortheoperands Fortheoperands forsrc1 cannotbeX. MPYA Multiplyandadd MPYA MPYA Multiplyandadd MPYA MPYA Autregs>,<regind> 1 MPYA Multiplyandadd MPYA MPYA Autregs>,<regind> 1 MPYA Multiplyandadd MPYA MPYA Autregs>,<regind> 1 MPYA Multiplyandadd MPYA MPYA Multiplyandadd MPYA Meya <hwregs>,<regind>, 1 MPYAA <hwregs>,<regind>, 1 MPYAA <hwregs>,<regind>, 1 MPYAA <hwregs< td=""> <hwregs< td=""></hwregs<></hwregs<></hwregs<></hwregs<></hwregs<></hwregs<></hwregs<></hwregs<></hwregs<></hwregs<></hwregs<></hwregs<></hwregs<></hwregs<></hwregs<></hwregs<></hwregs<></hwregs<></regind></hwregs></regind></hwregs></regind></hwregs></regind></regind></regind></hwregs>					tbeabar	nk1 registe	er.Src2's <regindmustb< td=""></regindmustb<>
Note: Fortheoperands-thwregs-, <regind>the-bandswitch- Fortheoperands<regind>, the <bankswitch-defaults< td=""> MPYA Multiplyandadd MPYA MPYA Multiplyandadd MPYA MPYA Multiplyandadd MPYA MPYA Multiplyandadd MPYA MPYA Autriplyandadd MPYA Meya Autregs-,<regind> 1 Autregs-,<regind>, </br></regind></regind></bankswitch-defaults<></regind></regind>							
Forthe operands < regind>, the <bankswitch> defaults MPYA Multiply and add MPYA 1 1 MPYAA, <hwregs>,<regind>, dankswitch> 1 1 MPYAA, <hwregs>,<regind>, dankswitch> 1 1 MPYAA, <hwregs>,<regind>, dankswitch> 1 1 MPYAA, <hree< td=""> Vergind>, <regind>, <regind>, dankswitch> 1 1 MPYA@, <eregind>, <regind>, dankswitch> 1 1 MPYA@, Note: Ifsrc1 is < regind>, dankswitch> 1 1 MPYA@, Note: Ifsrc1 is < regind>, dankswitch> 1 1 MPYA@, Note: Ifsrc1 is < regind>, dankswitch> 1 1 MPYA@, Note: Ifsrc1 is < regind>, dankswitch> 1 1 MPYA@, Note: Ifsrc1 is < regind>, dankswitch> 1 1 MPYA@, Note: Ifsrc1 is < regind>, dankswitch> 1 1 1 1 1 MPYA@, Note: Ifsrc1 is < regind>, dankswitch> 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</regind></eregind></regind></regind></hree<></regind></hwregs></regind></hwregs></regind></hwregs></bankswitch>				Note: <hwregs>forsrc1canne</hwregs>	otbeX.		
MPYA Multiplyandadd MPYA <src>,<src>[,<bankswitch>] <hwregs>,<regind>, <hwregs>,<regind>, <heathcaller </heathcaller <href="https: wregind="">.deankswitch>] <href="https: wregis.deankswitch="">] <href="https: wregis.deankswitch="">]</href="https:>]</href="https:>]</href="https:>]</href="https:>]</href="https:>]</href="https:>]</href="https:>]</href="https:>https://wregis.deankswitch>]</href="https:>]</href="https:>https://wregis.deankswitch</href="https:>]</href="https:>https://wregis.deankswitch</href="https:>]</href="https:>https://wregis.deankswitch]</href="https:>https://wregis.deankswitchhttps://wregis.deankswitch]</href="https:>https://wregis.deankswitch]</href="https:><td></td><td></td><td></td><td>Note: Fortheoperands<hwreg< td=""><td>is>,<regii< td=""><td>nd⊳the⊲ba</td><td>andswitch>defaultstoOFF</td></regii<></td></hwreg<></td></href="https:></href="https:></href="https:></href="https:></href="https:></href="https:></href="https:></regind></hwregs></regind></hwregs></bankswitch></src></src>				Note: Fortheoperands <hwreg< td=""><td>is>,<regii< td=""><td>nd⊳the⊲ba</td><td>andswitch>defaultstoOFF</td></regii<></td></hwreg<>	is>, <regii< td=""><td>nd⊳the⊲ba</td><td>andswitch>defaultstoOFF</td></regii<>	nd⊳the⊲ba	andswitch>defaultstoOFF
Anwregs>, <regincb, </regincb, deankswitch> 1 1 MPYAQ Aregincb, <regincb, </regincb, degincb, <regincb, </regincb, deankswitch> 1 1 MPYAQ Aregincb, degincb, deankswitch> 1 1 MPYAQ Note: Ifsrc1 is <regind>itmustbeabank1 register.Src2's abank0register. Note: <hr/>deankswitch> chantes Anwregs> forsrc1 cannotbe X. Note: Fortheoperands Fortheoperands</regind>				Fortheoperands <regin< td=""><td>d>,the⊲t</td><td>oankswitc</td><td>h⊳defaultstoON.</td></regin<>	d>,the⊲t	oankswitc	h⊳defaultstoON.
<hr/> <							
<pre><regind>,<regind> 1 1 MPYA@ <regind>,<regind>, deankswitch> 1 1 MPYA@ Note: Ifsrc1is<regind>itmustbeabank1register.Src2's<real <hwregs="" abank0register.="" note:="">forsrc1cannotbeX. Note: Fortheoperands<hwregs>,<regind>the bankswitch></regind></hwregs></real></regind></regind></regind></regind></regind></pre>	IVIPYA	iviuitipiyandadd	IVIPYA <srcb,<src2>[,<bankswitch>]</bankswitch></srcb,<src2>		1	1	MPYAA,@P0.0
<pre><regind>,<regind>,<bankswitch> 1 1 MPYA@</bankswitch></regind></regind></pre> Note: Ifsrc1 is <regind>itmustbeabank1 register.Src2's <re< td=""><td></td><td></td><td></td><td></td><td>⊳ 1</td><td>1</td><td>MPYAA,@P1:0,OFF</td></re<></regind>					⊳ 1	1	MPYAA,@P1:0,OFF
Note: Ifsrc1 is <regind>itmustbeabank1 register.Src2's<re abank0register. Note: <hwregs>forsrc1 cannotbeX. Note: Fortheoperands<hwregs>,<regind>the<bankswitch></bankswitch></regind></hwregs></hwregs></re </regind>					1	1	MPYA@P1:1,@P2:0
abank0register. Note: <hwregs>forsrc1cannotbeX. Note: Fortheoperands<hwregs>,<regind>the<bankswitch></bankswitch></regind></hwregs></hwregs>				<regind>,<regind>,<bankswitch< td=""><td>> 1</td><td>1</td><td>MPYA@P0.1,@P1.0,O</td></bankswitch<></regind></regind>	> 1	1	MPYA@P0.1,@P1.0,O
abank0register. Note: <hwregs>forsrc1cannotbeX. Note: Fortheoperands<hwregs>,<regind>the<bankswitch></bankswitch></regind></hwregs></hwregs>				Note: Ifsrc1 is <reaind>itmust</reaind>	beaban	k1 reaiste	r.Src2's <reaind>mustb</reaind>
Note: https://www.egs-forsrc1.cannotbe X. Note: Fortheoperands-/wregs-, <regind>the bankswitch></regind>						3.510	
Note: Fortheoperands <hwregs>,<regind>the<bankswitch></bankswitch></regind></hwregs>					ntheX		
						nthn h	ankawitah data utata OEI
FOTDEODERATOS <tection a="" and="" in="" td="" tection="" tection<=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tection>							
				roni ieoperanus <regin< td=""><td>u>,∎₩<</td><td>Jaiikswi[C</td><td>n Þueraulislovin.</td></regin<>	u>,∎₩<	Jaiikswi[C	n Þueraulislovin.

INSTRUCTION DESCRIPTIONS (Continued)

Inst	Description	Synopsis	Operands	Wards	Cycles	Examples
MPYS	Multiplyand	MPYS <src1>,<src2>[,<bankswitch></bankswitch></src2></src1>		1	1	MPYSA,@P0.0
	subtract		<hwregs>,<regind>,<bankswitch< td=""><td>⊳ 1</td><td></td><td>MPYSA,@P1:0,OFF</td></bankswitch<></regind></hwregs>	⊳ 1		MPYSA,@P1:0,OFF
			<regind>,<regind></regind></regind>	1	1	MPYS@P1.1,@P2.0
			<regind>,<regind>,<bankswitch< td=""><td>> 1</td><td>1</td><td>MPYS@P0:1,@P1:0,ON</td></bankswitch<></regind></regind>	> 1	1	MPYS@P0:1,@P1:0,ON
]	Note: Ifsrc1 is <regind>itmustbea abank0register. Note: <hwregs>forsrc1 cannotbe Note: Fortheoperands<hwregs>, Fortheoperands<regind>,</regind></hwregs></hwregs></regind>	X. <regind⊳< td=""><td>∙the<bar< td=""><td>∙ kswitch⊳defaultstoOFF</td></bar<></td></regind⊳<>	∙the <bar< td=""><td>∙ kswitch⊳defaultstoOFF</td></bar<>	∙ kswitch⊳defaultstoOFF
NEG	Negate	NEG<0C>A	<00>,A	1	1	NEGMIA
			A	1		NEGA
NCP	Nooperation	NOP	None	1	1	NOP
OR	BitwiseOR	OR <dest>,<src></src></dest>	A, <pregs></pregs>	1	1	ORA,P0:1
91			A, <dregs></dregs>	i		ORA,D0:1
			A, <limm></limm>	2		ORA#%2C21
			A, <memind></memind>	1		ORA@@P21+
			A, <direct></direct>	1		ORA%2C
			A, <regind></regind>	i		ORA@P10-LOOP
			A < hwreas>	1		ORAEXT6
			A,⊲simm⊳			ORA,#%12
ROP	Popvalue	POP <dest></dest>	<pre> </pre>	1	1	POPP0:0
	fromstack		⊲dregs>	1	1	POPD0:1
			⊲regind⊳	1	1	POP@P0.0
			<hwregs></hwregs>	1		POPA
RUSH	Pushvalue	PUSHksrc>	<pre>difegis></pre>	1	1	PUSHP0.0
	ontostack		<dregs></dregs>	1	1	PUSHD0:1
			⊲regind⊳	1	1	PUSH@P0:0
			<hmegs></hmegs>	1	1	PUSHBUS
			dmm⊳	2	2	PUSH#12345
			<accimut></accimut>	1	3	PUSH@A
			⊲memind⊳	1	3	PUSH@@P0:0
RE	Returnfromsubroutine	Æ	None	1	2	Æ
RL	RotateLeft	RL<00>,A	⊲cc>A	1	1	RLNZA
			А	1	1	RLA
FRR	RotateRight	RR⊲cc>,A	⊲cc>A	1		RRC,A
			А	1	1	RRA

Inst	Description	Synopsis	Operands	Words	Cycles	Examples
SCF	SetCflag	SCF	Nane	1	1	SCF
SEF	SetlEflag	SEF	None	1	1	SEF
ar	Shiftleft	ST .	[<00>,]A	1	1	SLLNZ,A
	logical		Α	1	1	SLLA
SOFF	SetOPflag	SOFF	Nane	1	1	SOFF
57A	Shiftright	SRA <cc>A</cc>	⊲c⊳A	1	1	SRANZA
	arithmetic		Α	1	1	SRAA
S.B	Subtract	SUB <dest>,<src></src></dest>	A, <pregs></pregs>	1	1	SUBA,P1:1
			A,⊲dregs>	1	1	SUBA,D0:1
			A,⊲imm⊳	2	2	SUBA#%2C2C
			A < memind>	1	3	SUBA@D0.1
			A, <direct></direct>	1	1	SUBA%15
			A, <regind></regind>	1	1	SUBA@P2.0-LOOP
			A, <hwregs></hwregs>	1	1	SUBASTACK
			A,⊲simm>			SUBA,#%12
XOR	BitwiseexclusiveOR	XOR <dest>,<src></src></dest>	A, <pregs></pregs>	1	1	XORA,P2:0
			A, <dregs></dregs>	1	1	XORA,D0:1
			A, <limm></limm>	2	2	XORA,#13933
			A, <memind></memind>	1	3	XORA@@P21+
			A, <direct></direct>	1	1	XORA%2F
			A, <regind></regind>	1	1	XORA@P20
			A, <hwregs></hwregs>	1	1	XORABUS
			A,⊲simm⊳			XORA,#%12

Bank Switch Enumerations. The third (optional) operand of the MLD, MPYA and MPYS instructions represents whether a bank switch is set ON or OFF. To more clearly represent this, the keywords ON and OFF are used to state the direction of the switch. These keywords are referenced in the instruction descriptions through the
symbol. The most notable capability this provides is that a source operand can be multiplied by itself (squared).

device reliability.

ABSOLUTE MAXIMUM RATINGS

Symbol	Description	Min.	Max.	Units
$V_{\rm CC} \ T_{\rm STG} \ T_{\rm A}$	Supply Voltage (*) Storage Temp Oper Ambient Temp	-0.3 -65°	+7.0 +150 †	V °C °C

Notes:

* Voltage on all pins with respect to GND.

† See Ordering Information.

STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to Ground. Positive current flows into the referenced pin (Figure 41). From Output Under Test 30 pF 9.1 kOhm 9.1 kOhm

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended period may affect

Figure 41. Test Load Diagram

DC ELECTRICAL CHARACTERISTICS (20 MHZ)

 $(V_{DD} = 5V \pm 10\%, T_A = 0^{\circ}C$ to +70°C, unless otherwise noted.)

clock=20 N	AHz	Standard $T_{A} = 0^{\circ} to$		Extende $T_{A} = -40^{\circ}$			
Symbol	Parameter	Condition	Min.	Max.	$\frac{\mathbf{A}_{\mathbf{A}}}{\mathbf{Min.}}$	Max.	Units
bo	SupplyCurrent	V _{pp} =5.5V		60		55	mA
	DCPowerConsumption	bb		5		5	mA
ъс V _H	InputHighLevel		27		2.7		V
V,	InputLowLevel			8		8	V
Ĺ	InputLeakage			10		10	μA
V _{CH}	OutputHighVoltage	Ι _{ΟΗ} =–100μΑ	V _{DD} -02		V _{DD} -02		V
V _a	InputLowVoltage OutputFloating	I _{ol} =2.0mA		5		5	V
FL.	LeakageCurrent			10		10	μA

AC ELECTRICAL CHARACTERISTICS (20 MHZ) (V_{DD} = 5V ±10%, T_A = 0°C to +70°C, unless otherwise noted.)

		Standar		
Symbol	Parameter	T _A = 0° t Min.	Max.	Units
Clock				
TCY	Clock Cycle Time	50		n s
Tr	Clock Rise Time		2	n s
Tf	Clock Fall Time		2	ns
CPW	Clock Pulse Width	23		n s
I/O				
DSVALID	/DS Valid Time from CLOCK Fall	0	15	n s
DSHOLD	/DS Valid Time from CLOCK Rise	4	15	n s
EASET	EA Setup Time to /DS Fall	12		n s
EAHOLD	EA Hold Time from /DS Rise	4		n s
RDSET	Data Read Setup Time to /DS Rise	14		n s
RDHOLD	Data Read Hold Time from /DS Fall	6		n s
WRVALID	Data Write Valid Time from /DS Fall		18	n s
WRHOLD	Data Write Hold Time from /DS Rise	5		n s
Interrupt				
INTSET	Interrupt Setup Time to CLOCK Fall	7		n s
INTWIDTH	Interrupt Low Pulse Width	1 TCY		n s
Reset				
RRise	Reset Rise Time		1000	n s
RSET	Reset Setup Time to CLOCK Rise	15		n s
RWIDTH	Interrupt Low Pulse Width	2 TCY		n s
Wait State				
WSET	Wait Setup Time to CLOCK Rise	23		n s
WHOLD	Wait Hold Time from CLOCK Rise	1		n s
Halt				
HSET	Halt Setup Time to CLOCK Rise	3		n s
HHOLD	Halt Hold Time from CLOCK Rise	10		n s

AC ELECTRICAL CHARACTERISTICS (20 MHZ) (Continued) (V_{DD} = 5V ±10%, T_A = 0°C to +70°C, unless otherwise noted.)

Analog to Digital	Min.	Typical	Max	Units
Resolution		8		Bits
Integral Non-Linearity		0.5	1	LSB
Differential Non-Linearity		0.5	1	LSB
Zero Error at 25°C			45	mV
Supply Range	4.5	5.0	5.5	Volts
Power Dissipation, No Load		50	85	\mathbf{mW}
Clock Frequency			33	MHz
Input Voltage Range	VALO		VAHI	Volts
Conversion Time			2	µsec
Input Capacitance on ANA	25		40	pF
VAHI Range	VALO +2.5		ANVCC	Volts
VALO Range	ANGND		ANVCC -2.5	Volts
VAHI-VALO	2.5		ANVCC	Volts

DC ELECTRICAL CHARACTERISTICS (10 MHZ)

(V_{DD} = 5V ±10%, T_A = 0°C to +70°C, unless otherwise noted.)

fclock=10MHz				Standard Temp $T_{A} = 0^{\circ} to + 70^{\circ}C$		Extended Temp $T_{A} = -40^{\circ}$ to +85°C	
Symbol	Parameter	Condition	$I_A = 0$ to Min.	Max.	$I_A = -40$ Min.	Max.	Units
bo	SupplyCurrent	V _{DD} =5.5V		30		55	mA
1	DCPowerConsumption	66		5		5	mA
bc V _H	InputHighLevel		27		2.7		V
V,	InputLowLevel			8		8	V
Ĺ	InputLeakage			10		10	μA
V _{CH}	OutputHighVoltage	Ι _{ΟΗ} =100μΑ	V _{DD} -02		V02		V
V _d	InputLowVoltage OutputFloating	I _{ol} =2.0mA		5		5	V
۴L	LeakageCurrent			10		10	μA


AC ELECTRICAL CHARACTERISTICS (10 MHZ) (V_{DD} = 5V ±10%, T_A = 0°C to +70°C, unless otherwise noted.)

		Standar T _₄ = 0° t		
Symbol	Parameter	Min.	Max.	Units
Clock				
TCY	Clock Cycle Time	100		n s
Tr	Clock Rise Time		2	n s
Tf	Clock Fall Time		2	ns
CPW	Clock Pulse Width	48		n s
I/O				
DSVALID	/DS Valid Time from CLOCK Fall	0	25	n s
DSHOLD	/DS Valid Time from CLOCK Rise	6	25	n s
EASET	EA Setup Time to /DS Fall	18		n s
EAHOLD	EA Hold Time from /DS Rise	6		n s
RDSET	Data Read Setup Time to /DS Rise	21		n s
RDHOLD	Data Read Hold Time from /DS Fall	9		n s
WRVALID	Data Write Valid Time from /DS Fall		30	n s
WRHOLD	Data Write Hold Time from /DS Rise	8		n s
Interrupt				
INTSET	Interrupt Setup Time to CLOCK Fall	11		n s
INTWIDTH	Interrupt Low Pulse Width	1 TCY		n s
Reset				
RRise	Reset Rise Time		1500	n s
RSET	Reset Setup Time to CLOCK Rise	22		n s
RWIDTH	Interrupt Low Pulse Width	2 TCY		n s
Wait State				
WSET	Wait Setup Time to CLOCK Rise	35		n s
WHOLD	Wait Hold Time from CLOCK Rise	2		n s
Halt		_		
HSET	Halt Setup Time to CLOCK Rise	5		n s
HHOLD	Halt Hold Time from CLOCK Rise	15		n s


Analog to Digital	Min.	Typical	Max	Units
Resolution		8		Bits
Integral Non-Linearity		0.5	1	LSB
Differential Non-Linearity		0.5	1	LSB
Zero Error at 25°C			45	mV
Supply Range	4.5	5.0	5.5	Volts
Power Dissipation, No Load		50	85	$\mathbf{m}\mathbf{W}$
Clock Frequency			33	MHz
Input Voltage Range	VALO		VAHI	Volts
Conversion Time			2	µsec
Input Capacitance on ANA	25		40	pF
VAHI Range	VALO +2.5		ANVCC	Volts
VALO Range	ANGND		ANVCC -2.5	Volts
VAHI-VALO	2.5		ANVCC	Volts


DS95DSP0101 Q4/95

TIMING DIAGRAMS












54









TIMING DIAGRAMS (Continued)




Figure 46. Interrupt Timing




Figure 47. HALT Timing

56




Figure 48. RESET Timing






Figure 49. External Program Memory Port Timing

DS95DSP0101 Q4/95

PACKAGE INFORMATION






NOTES				
2. L	ARE	COPLAN	INS : IN WITHIN	IN.


SYMBOL	MILLI	I ETER	INCH		
3111000	MIN	MAX	MIN	MAX	
A	4.27	4.57	.168	.180	
Al	2.41	2.92	.095	.115	
D/E	17.40	17.65	.685	.695	
D1/E1	16.51	16.66	.650	.656	
D2	15.24	16.00	.600	.630	
e	1.27 TYP		.050	ТҮР	

44-Pin PLCC Package Diagram






58








80-Pin QFP Package Diagram

DS95DSP0101 Q4/95

PACKAGE INFORMATION (Continued)





ORDERING INFORMATION

Z89323	Z89373	Z89393
44-Pin PLCC	44-Pin PLCC	100-Pin PQFP
Z8932320VSC Z8932320VEC	Z8937316VSC	Z8939320FSC
68-Pin PLCC	68-Pin PLCC	
Z893232XVSC Z893232XVEC	Z893731XVSC	
44-Pin PQFP	44-Pin PQFP	
Z8932320FSC	Z8937316FSC	
Z8932320FEC		
80-Pin PQFP	80-Pin PQFP	
Z893232YFSC	Z893731YFSC	
Z893232YFEC		

For fast results, contact your local Zilog sales office for assistance in ordering the part desired.

Package

V = Plastic PLCC F = Plastic QFP

Temperature

 $S = 0^{\circ}C$ to $+70^{\circ}C$ $E = -40^{\circ}C$ to $+85^{\circ}C$

Speed

16 = 16 MHz20 = 20 MHz

Environmental

C = Plastic Standard

Example:

Z 89323 20 V S C

is a Z89323, 20 MHz, PLCC, 0°C to +70°C, Plastic Standard Flow

- Environmental Flow
 Temperature
 Package
 Speed / Bond Out Option*
 Product Number
 Zilog Prefix
- * 2X = 20 MHz, 68-pin PLCC style package
 - 20 = 20 MHz, 44-pin package
 - 2Y = 20 MHz, 80-Pin PQFP style package
 - 1X = 16 MHz, 68-Pin PLCC style package
 - 16 = 16 MHz, 44-Pin package
 - 1Y = 16 MHz 80-Pin PQFP style package

DS95DSP0101 Q4/95