

Z89332/36DIGITAL TELEVISION CONTROLLER

FEATURES

Part	ROM	RAM*	Speed	
Number	(Kbyte)	(Bytes)	(MHz)	
Z89332	24	640	12	
Z89336	12	640	12	
*General-Purp	ose			

- 42-Pin SDIP and 48-Pin Ceramic Packages with
 42- to 48-Pin Adapter Socket
- 4.75- to 5.25-Volt Operating Range

- 0°C to +70°C Temperature Range
- Fully-Customized Character Set
- Character Control and Closed Caption Modes
- Keypad User Control
- TV Tuner Serial Interface
- Direct Video Signals

GENERAL DESCRIPTION

The Z89332/36 Digital Television Controllers are designed to provide complete audio and video control of television receivers, video recorders, and advanced on-screen display facilities. The Television Controllers feature a Z89C00 RISC processor core that controls the on-board peripheral functions and registers using the standard processor instruction set.

Character attributes can be controlled through two modes: the on-screen display Character Control Mode and the Closed Caption Mode. The Character Control Mode provides access to the full set of attribute controls, allowing the modification of attributes on a character-by-character basis. The insertion of control characters permits direction of other character attributes. Closed caption text can be decoded directly from the composite video signal and displayed on-screen with the assistance of the processor's digital signal processing (DSP) capabilities.

The fully customized 512 character set, formatted in two 256 character banks, can be displayed with a host of display attributes that include underlining, italics, blinking, eight foreground/background colors, character position offset delay, and background transparency.

Serial interfacing with the television tuner is provided through the tuner serial port. Other serial devices, such as digital channel tunning adjustments, may be accessed through the industry-standard I²C port.

User control can be monitored through the keypad scanning port, or the 16-bit remote control capture register. Receiver functions such as color and volume can be directly controlled by eight 8-bit pulse width modulated ports.

Notes

All Signals with a preceding front slash, "/", are active Low, e.g.: B//W (WORD is active Low); /B/W (BYTE is active Low, only).


Power connections follow conventional descriptions below:

Connection	Circuit	Device
Power	V _{CC}	V _{DD}
Ground	GND	V_{ss}^{bb}


CP95TEL0604 9/95



GENERAL DESCRIPTION (Continued)



Functional Block Diagram



42-Pin Shrink DIP and 48-Pin Ceramic Pin Configurations with 42- to 48-Pin Adapter Footprint



PIN IDENTIFICATION

42-Pin SDIP

Name	Function	Z89331/6	Direction	Reset
V _{cc}	+ 5 Volts	34	PWR	_
GŇD	0 Volts	13,30	PWR	-
IRIN	Infrared Remote Capture Input	36	l	
ADC[5:0]	4-Bit A/D Converter Input	-,9,10,11,12,28	Al	1
PWM10, PWM9	14-Bit Pulse Width Modulator Output	1,2	Ο	Ο
PWM[8:1] ^a	8-Bit Pulse Width Modulator Output	-,-,-,3,4,5,6,7	OD	0
Port0[F:0] ^b	Bit Programmable Input/Output Ports	21,-,-,-,-,38,37,		
		35,-,-,15,8,40,39,11	В	ł
Port1[9:0] ^c	Bit Programmable Input/Output Ports	-,16,12,20,19,18,17,		
		42,41,14	В	1
SCL ^d	I ² C Clock I/O	39 or 41	BOD	
SCD ^e	1 ² C Data I/O	40 or 42	BOD	
XTAL1	Crystal Oscillator Input	31	Al	l
XTAL2	Crystal Oscillator Output	32	AO	0
LPF	Loop Filter	29	AB	О
HSYNC	H_SYNC	26	В	1
VSYNC	V_SYNC	27	В	1
/Reset	Device Reset	33	1	1
V[3:1]	OSD Video Output	22,23,24	Ο	Ο
	Typically Drive B, G, and R Outputs			
Blank	OSD Blank Output	25	0	0
HalfBlank ^r	OSD Half-Blank Output	21	Ο	
RGB Digital	R[1:0], G[1:0], and B[1:0] Outputs	37,14,17,16,19,18	0	
Outputs ⁹	of the RGB Matrix			
SCĽK ^h	Internal Processor SCLK	20	0	

Notes:

- a) PWM[8,7] is not available on the 42-pin SDIP version.
- b) Port0[F:A] is not available on the 42-pin SDIP version.
- c) Port19 is not available on the 42-pin SDIP version.
- d) SCL I/O pin is shared with Port0 or Port11.
- e) SCD I/O pin is shared with Port02 or Port12.
- f) Half Blank output is a function shared with PortOF. Half Blank output is not available on the 42-pin SDIP version.
- g) Digital RGB outputs and the internal SCLK are shared with Port1[5:0].
- h) Internal processor SCLK is shared with Port16.




V1, V2, V3 ANALOG OUTPUT Specifications $V_{CC} = 5.25 \text{ V}$

V _{cc} = 5.25 V	Condition	Limit
Output Voltage	Bit = 11	4.55 V +/- 0.25 V
·	Bit = 10	3.205V +/- 0.2 V
416.w44.v.	Bit = 01	1.95 V +/- 0.15 V
	Bit = 00	0.65 V +/- 0.1 V
Settling Time	70% of DC Level, 10pf Load	< 50 nsec

V1, V2, V3 ANALOG OUTPUT Specifications $V_{CC} = 4.75V$

V _{cc} = 4.75V	Condition	Limit
Output Voltage	Bit = 11	3.90 V +/- 0.25 V
, ,	Bit = 10	2.90 V +/- 0.2 V
	Bit = 01	1.90 V +/- 0.15 V
	Bit = 00	0.1 V +/- 0.1 V
Settling Time	70% of DC Level, 10pf Load	< 50 nsec



32K Oscillator Recommended Circuit



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Min	Max	Units	Conditions
V _{cc}	Power Supply Voltage	0	7	V	
V _{ID}	Input Voltage	-0.3	$V_{cc} + 0.3$	V	Digital Inputs
V _{IA}	Input Voltage	-0.3	V _{cc} +0.3	٧	Analog Inputs (A/D0A/D4)
Vo	Output Voltage	-0.3	$V_{cc}^{66} + 0.3$	٧	All Push-Pull Digital Output
Vo	Output Voltage	-0.3	$V_{CC}^{CC} + 8.0$	V	Open-Drain PWM Outputs (PWM1PWM8)
V _o	Output Voltage	-0.3	V_{cc} +0.3	V	Open-Drain PWM Outputs (PWM1PWM8) - Z89332BA
I _{OH}	Output Current High		-10	mΑ	One Pin
IOH	Output Current High		-100	mΑ	All Pins
I _{OL}	Output Current Low		20	mΑ	One Pin
I _{OL}	Output Current Low		200	mA	All Pins
T _A	Operating Temperature	0	70	°C	
T _A	Storage Temperature	-65	150	°C	

DC CHARACTERISTICS $T_{A} = 0^{\circ}\text{C to} + 70^{\circ}\text{C}; V_{CC} = 4.5 \text{ V to} + 5.5 \text{ V}; F_{OSC} = 32.768 \text{ KHz}$

Symbol	Parameter	Min	Max	Typical	Units	Conditions
V _{IL}	Input Voltage Low Input Voltage High	0 0.6 V _{cc}	0.2 V _{cc}	0.4 3.6	V	
			V _{cc}	3.0		···· · · · · · · · · · · · · · · · · ·
V_{PU}	Max. Pull-Up Voltage		12		V	PWM0PWM8 Only
V_{OL}	Output Voltage Low		0.4	0.16	V	@ I _{or} = 1 mA
V _{ol}	Output Voltage High	$V_{CC} - 0.9$		4.75	V	@ $I_{OL}^{OL} = 0.75 \text{ mA}$
	nput Voltage XTAL1 Low		0.3 V _{cc}	1.0	V	External Clock
V _{xH} Ir	nput Voltage XTAL1 High	V _{cc} –2.0 3.0	00	3.5	V	Generator Driven
V_{HY}	Schmitt Hysteresis	3.0	0.75	0.5	V	On XTAL1 Input Pin
I _{IR}	Reset Input Current		150	90	μΑ	$V_{RL} = 0 V$
IL	Input Leakage	-3.0	3.0	0.01	μΑ	@ 0 V and V _{cc}
CC	Supply Current		100	60	mA	CC
	upply Current of the OTP		700	300	μΑ	Sleep Mode @ 32 KHz
I _{CC1}	Supply Current		300	100	μΑ	Sleep Mode @ 32 KHz
I _{CC2}	Supply Current		10	5	μA	Sleep Mode



AC CHARACTERISTICS $T_{A} = 0^{\circ}\text{C to} + 70^{\circ}\text{C}; V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}; F_{OSC} = 32.768 \text{ KHz}$

Symbol	Parameter	Min	Max	Typical	Units
$T_{p}C$ $T_{R}C,T_{F}C$	Input Clock Period Clock Input Rise and Fall	16	100	32 12	μS μS
T _D POR	Power On Reset Delay	0.8		1.2	S

AC CHARACTERISTICS $T_A = 0$ °C to + 70°C; $V_{CC} = 4.5$ V to 5.5 V; $F_{OSC} = 32.768$ KHz

Symbol	Parameter	Min	Max	Typical	Units
T _w RES T _o H _s	Power-On Reset Min. Width H_Sync Incoming Signal Width	5.5	5TPC 12.5	11	μS μS
T_DV_S T_DE_S	V_Sync Incoming Signal Width Time Delay Between Leading Edge of V_Sync and H_Sync in Even Field	0.15 -12	1.5 +12	1.0 0	mS μS
T_DO_S	Time Delay Between Leading Edge of H_Sync in Odd Field	20	44	32	μS
T_wHV_s	H_Sync/V_Sync Edge Width		2.0	0.5	μS

All timing of the I²C bus interface are defined by related specifications of the I2C bus interface.



Development Projects:

Customer is cautioned that while reasonable efforts will be employed to meet performance objectives and milestone dates, development is subject to unanticipated problems

and delays. No production release is authorized or committed until the Customer and Zilog have agreed upon a Customer Procurement Specification for this project.

Pre-Characterization Product:

The product represented by this CPS is newly introduced and Zilog has not completed the full characterization of the product. The CPS states what Zilog knows about this product at this time, but additional features or non-con-

formance with some aspects of the CPS may be found, either by Zilog or its customers in the course of further application and characterization work. In addition, Zilog cautions that delivery may be uncertain at times, due to start-up yield issues.

© 1995 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only. Zilog, Inc. makes no warranty, express, statutory, implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from intellectual property infringement. Zilog, Inc. makes no warranty of merchantability or fitness for any purpose. Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document.

Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 Telex 910-338-7621 FAX 408 370-8056

Internet: http://www.zilog.com