

ZN428E-8 ZN428J-8

## 8 Bit Latched Input Monolithic D to A Converter

### **FEATURES**

- Contains DAC with data latch and on-chip reference.
- Guaranteed monotonic over the full operating temperature range
- Single +5V supply Microprocessor compatible
- TTL and 5V CMOS compatible
- ZN428E-8 Commercial temperature range 0°C to +70°C
- ◆ ZN428J-8 Military temperature range -55°C to +125°C

#### GENERAL DESCRIPTION

The ZN428 is a Monolithic 8 bit D to A converter with input latches to facilitate updating from a data bus. The latch is transparent when Enable is LOW and the data is held when Enable is taken HiGH. The ZN428 also contains a 2.5 volt reference the use of which is pin optional to retain flexibility. An external fixed or varying reference may therefore be substituted.




Fig. 1 SYSTEM DIAGRAM

## ABSOLUTE MAXIMUM RATINGS

ELECTRICAL CHARACTERISTICS ( $V_{CC} = +5$  volts,  $T_{amb} = 25$  °C unless otherwise specified).

Parameter	Min.	Тур.	Max.	Units	Conditions
Internal Voltage Reference Output voltage	2.475	2.550	2.625	volts	)
Slope resistance	2.470	0.5	2.02.0	Ω	$\begin{cases} R_{REF} = 390\Omega \\ C_{REF} = 1 \mu F \end{cases}$
V <sub>REFOUT</sub> T.C.		50		ppm/°C	
Reference current	4		15	mA	Note 1
D to A Converter Linearity error			±0.5	LSB	2.0V ≤V <sub>REF IN</sub> ≤3.0V
Differential non-linearity		±0.5		LSB	
Linearity error T.C.		±3		ppm/°C	
Differential non-linearity T.C.		±6		ppm/*C	
Offset voltage		2	5	mV	All bits OFF
Offset voltage T.C.		±6		μV/°C	
Full scale output	2.545	2.550	2.555		External reference
Full scale output T.C.		2		ppm/°C	V <sub>REF IN</sub> = 2.560 volts all bits ON
Analogue output resistance		4		kΩ	
External reference voltage	0		3.0	volts	
Settling time to 0.5 LSB		800		ns	1 LSB Major Transition (Note 2)
		1.25		μs	All bits ON to OFF or OFF to ON (Note 2)
Operating temperature range : ZN428E-8 ZN428J-8	0 55		70 125	CC	
Supply voltage (V <sub>CC</sub> )	4.5	5.0	5.5	volts	

Note 1 See REFERENCE, page 4.

Note 2 R  $_{L}=10~\text{M}\Omega,~\text{C}_{L}=10~\text{pF}.$ 

## **ELECTRICAL CHARACTERISTICS (continued)**

	Min.	Тур.	Max.	Units	Conditions
Supply current		20	30	mA	Note 3
Power consumption		100		mW	
Logic (over specified operating temperature range) High level input voltage	2.0			v	
Low level input voltage			0.8	v	
High level input current			60	μΑ	$V_{IN} = 5.5V$
			20	μ <b>Α</b>	V <sub>IN</sub> = 5.5V V <sub>CC</sub> = Max. V <sub>IN</sub> = 2.4V V <sub>CC</sub> = Max.
Low level input current			<b>5</b>	μA	V <sub>IN</sub> = 0.4V V <sub>CC</sub> = Max.
Input Clamp Diode Voltage		-1.5		v	I <sub>IN</sub> = -8 mA
Enable pulse width	100			ns	
Data set-up time	150			ns	Note 4
Data hold time	10			ns	Note 5

- Note 3 All inputs HIGH ( $V_{IH} = 3.5 \text{ volts}$ ).
- Note 4 Set up time before Enable goes high.
- Note 5 Hold time after Enable goes high.

### D to A CONVERTER

The converter is of the voltage switching type and uses an R-2R ladder network as shown in Fig. 2. Each 2R element is connected to 0V or V<sub>REF IN</sub> by transistor voltage switches specially designed for low offset voltage (<1 millivolt). A binary weighted voltage is produced at the output of the R-2R ladder.




Fig. 2. The R-2R Ladder Network

Analogue Output = 
$$\frac{n}{256}$$
 ( $V_{REF\ IN} - V_{OS}$ )  $+ V_{OS}$ 

where n is the digital input to the D to A from the data latch.

 $V_{OS}$  is a small offset voltage produced by the D to A switch currents flowing through the package lead resistance. The value of  $V_{OS}$  is tyically 1 mV. This offset will normally be removed by the setting up procedure (see APPLICATIONS section) and because the offset temperature coefficient is low ( $\pm 6 \,\mu\text{V}/^{\circ}\text{C}$ ) the effect on accuracy is negligible.




Fig. 3. Analogue Output Equivalent Circuit

Fig. 3 shows an equivalent circuit of the output (ignoring  $V_{OS}$ ). The output resistance R has a temperature coefficient of +0.2% per °C.

The gain drift due to this is  $\frac{0.2R}{R+R_L}$  % per °C

RL should be chosen to be as large as possible to make the gain drift small. As an example if  $R_L=400~k\Omega$  then the gain drift due to the T.C. of R for a 100°C change in ambient temperature will be less than 0.2%. Alternatively the ZN428 can be buffered by an amplifier (see APPLICATIONS section).

### REFERENCE

### (a) Internal Reference

The internal reference is an active band gap circuit which is equivalent to a 2.5 volt Zener diode with a very low slope impedance (Fig. 4). A resistor ( $R_{REF}$ ), should be connected between  $+V_{CC}$  (pin 10) and pin 7. The recommended value of  $390\Omega$  will supply a nominal reference current of (5.0-2.5)/0.39 = 6.4 mA. A stabilising/decoupling capacitor,  $C_{REF} = 1$   $\mu F$  is required between pins 7 and 8 for internal reference operator. Very (pin 7) being connected to  $V_{REF}$  (pin 6).

Up to five ZN428s may be driven from one internal reference (there is no need to reduce R<sub>REF</sub>). This useful feature saves power and gives excellent gain tracking between the converters.

## (b) External Reference

If required an external reference voltage may be connected to  $V_{REF}$ . The scope resistance of such a reference source should be less than  $\frac{2.5}{n}\Omega$ , where n is the number of converters supplied.  $V_{REF}$  in can be varied from 0 to  $\pm 3$  volts for ratiometric operation. The ZN428 is guaranteed

monotonic for V<sub>REF IN</sub> above 2 volts.

1--30




Fig. 4. Internal Voltage Reference

### LOGIC

Input coding is binary for unipolar operation and offset binary for bipolar operation. When the Enable input is low the data inputs drive the D to A directly. When Enable goes high the input data word is held in the data latch.

The equivalent circuit for the data and clock inputs is shown in Fig. 5.

The ZN428 is provided with separate analogue and digital ground connections. The circuit will operate correctly with as much as  $\pm 200$  mV between the two grounds.




Fig. 5. Equivalent Circuit of All Inputs

#### **APPLICATIONS**

## (1) Unipolar D to A Converter

The nominal output range of the ZN428 is 0 to  $V_{REF\ I\ N}$  through a 4  $k\Omega$  resistance. Other output ranges can readily be obtained by using an external amplifier.

The general scheme (Fig. 6) is suitable for amplifiers with input bias currents less than 1.5 μA.

The resulting full scale range is given by

$$V_{\text{OUT}} \text{ FS} = \left(1 + \frac{\text{R1}}{\text{R2}}\right) V_{\text{REF IN}} = \text{G. } V_{\text{REF IN}}$$

The impedance at the inverting input is R1//R2 and for low drift with temperature this parallel combination should be equal to the ladder resistance (4 k $\Omega$ ). The required nominal values of R1 and R2 are given by R1 = 4G k $\Omega$  and R<sub>2</sub> = 4G/(G-1) k $\Omega$ .

Using these relationships a table of nominal resistance values for  $\rm R_1$  and  $\rm R_2$  can be constructed for  $\rm V_{REF-IN}=2.5$  volts.

. Output Range	G	R <sub>1</sub>	R <sub>2</sub>
+5V	2	8kΩ	8kΩ
+10V	4	16kΩ	5.33kΩ

For gain setting  $R_1$  is adjusted about its nominal value. Practical circuit realisations (including amplifier stabilising components) for +5V and +10V output ranges are given in Fig. 7. Settling time for a major transition is 1.5  $\mu$ s typical.




Fig. 6. Unipolar operation - Basic Circuit




Fig. 7. Unipolar Operation - Component Values

### UNIPOLAR ADJUSTMENT PROCEDURE

- (i) Set all bits to OFF (low) with Enable low and adjust zero until V<sub>OUT</sub> = 0.0000V.
- (ii) Set all bits ON (high) and adjust gain until  $V_{OUT} = FS -1$  LSB.

## UNIPOLAR SETTING UP POINTS

Output Range, +FS	LSB	FS - 1LSB	
+5V	19.5 mV	4.9805V	$1LSB = \frac{FS}{256}$
+10V	39.1 mV	9.9609V	256

### UNIPOLAR LOGIC CODING

Input Code	Analogue Output
(Binary)	(Nominal value)
1111111 11111110 11000000 10000001 1000000	FS - 1LSB FS - 2LSB # FS # FS + 1LSB # FS - 1LSB # FS - 1LSB # FS 1 LSB

## (2) Bipolar D to A Converter

For bipolar operation the output from the ZN428 is offset by half full scale by connecting a resistor  $R_3$  between  $V_{REF\ IN}$  and the inverting input of the buffer amplifier (Fig. 8).




Fig. 8. Bipolar Operation - Basic Circuit

When the digital input to the ZN428 is zero the analogue output is zero and the amplifier output should be .-Full scale. An input of all ones to the D to A will give a ZN428 output of  $V_{REF\ IN}$  and the amplifier output required is + Full scale. Also, to match the ladder resistance the parallel combination of  $R_1$ ,  $R_2$  and  $R_3$  should be 4 k $\Omega$ .

The nominal values of  $R_1$ ,  $R_2$  and  $R_3$  which meet these conditions are given by  $R_1=8G~k\Omega,~R_2=8G/(G-1)~k\Omega~and~R_3=8~k\Omega$ 

where the resultant output range is ±G VREF IN-

A bipolar output range of  $\pm V_{REF\,I\,N}$  (which corresponds to the basic unipolar range 0 to  $V_{REF\,I\,N}$ ) is obtained if  $R_1=R_3=8$  k  $\Omega$  and  $R_2=\infty$ .

Assuming that  $\rm V_{REF\ I\ N}=2.5$  volts the nominal values of resistors for  $\pm5V$  and  $\pm10V$  output ranges are given in the following table :

Output Range	G	R <sub>1</sub>	R <sub>2</sub>	R <sub>3</sub>
±5V	2	16 kΩ	16 kΩ	8 kΩ
±10V	4	32 kΩ	10.66 kΩ	8 kΩ

Minus full scale (offset) is set by adjusting  $R_1$  about its nominal value relative to  $R_3$ . Plus full scale (gain) is set by adjusting  $R_2$  relative to  $R_1$ .

Practical circuit realisations are given in Fig. 9. Note that in the  $\pm 5 V$  case  $R_3$  has been chosen as 7.5 k $\Omega$  (instead of 8.2 k $\Omega$ ) to get a more symmetrical range of adjustment using standard potentiometers. Settling time for a major transition is 1.5  $\mu s$  typical.




Fig. 9. Bipolar Operation - Component Values

## **Bipolar Adjustment Procedure**

- Set all bits to OFF (low) with Enable low and adjust offset until the amplifier output reads
   Full Scale.
- (2) Set all bits ON (high) and adjust gain until the amplifier output reads + (Full Scale 1LSB).

#### **BIPOLAR SETTING UP POINTS**


Input Range, $\pm$ FS	LSB	-FS	+(FS-1LSB)	
±5V	39.1 mV	-5.0000V	+4.9609V	1
±10V	78.1 mV	-10.0000V	+9.9219V	

$$1LSB = \frac{2FS}{256}$$

## **BIPOLAR LOGIC CODING**

Input Code	Analogue Output
(Offset Binary)	(Nominal Value)
1111111 11111110 11000000 10000001 1000000	+ (FS - 1LSB) + (FS - 2LSB) + ½FS + 1LSB 0 -1LSB - ½FS - (FS - 1LSB) - FS

## PIN CONNECTIONS



## CHIP DIMENSIONS AND LAYOUT

