

10-Bit Successive Approximation Monolithic A/D Converter

FEATURES

- 10, 9 and 8-Bit Accuracies
- 3 Operating Temperature Ranges
- 20 μ s Conversion Time Guaranteed
- Input Range as Desired
- ± 5 V Supplies, TTL/CMOS Compatible
- Parallel and Serial Outputs
- Bipolar Monolithic Construction

DESCRIPTION

The ZN432 range of successive approximation analogue to digital converters combine several innovations to provide this function on a fully monolithic silicon integrated circuit. The chip contains a current switching array using a matrix of diffused resistors (no trim required), successive approximation logic with TTL interfacing, 2.5V precision voltage reference with reference amplifier, and fast comparator with good overload recovery. The overall accuracy of the A-D system is sufficient to provide guaranteed monotonicity over the operating temperature range.




Fig. 1 - INTEGRATED CIRCUIT BLOCK DIAGRAM

ZN432 Series




Fig. 2—TYPICAL EXTERNAL COMPONENTS

ORDERING INFORMATION

Operating Temperature	10-bit accuracy	9-bit accuracy	8-bit accuracy	Package
-55 to +125°C	ZN432J-10	ZN432J-9	ZN432J-8	Ceramic
-40 to +85°C	ZN432BJ-10	ZN432BJ-9	ZN432BJ-8	Ceramic
0 to +70°C	ZN432CJ-10	ZN432CJ-9	ZN432CJ-8	Ceramic

ZN432 Series

ABSOLUTE MAXIMUM RATINGS

Supply Voltages ± 7 volts
 Logic Input Voltage $+V_{CC}$ and 0V
 Storage Temperature Range -55°C to $+125^{\circ}\text{C}$

CHARACTERISTICS (at $\pm 5\text{V}$ supplies and internal reference unless otherwise specified).

Parameter	Version	$t_{\text{amb}} = +25^{\circ}\text{C}$			Over Spec. Temp. Range		Units	Conds.
		Min.	Typ.	Max.	Min.	Max.		
CONVERTER Accuracy (useful resolution)	ZN432J-10 ZN432BJ-10 ZN432CJ-10	10			10		Bits	Note 1
	ZN432J-9 ZN432BJ-9 ZN432CJ-9	9			9		Bits	
	ZN432J-8 ZN432BJ-8 ZN432CJ-8	8			8		Bits	
Non-linearity	All types			± 0.5			LSB	
Differential non-linearity	All types		± 0.5				LSB	Note 1
Operating temp. range	ZN432J-10 ZN432J-9 ZN432J-8				-55	$+125$	$^{\circ}\text{C}$	
	ZN432BJ-10 ZN432BJ-9 ZN432BJ-8				-40	$+85$	$^{\circ}\text{C}$	
	ZN432CJ-10 ZN432CJ-9 ZN432CJ-8				0	$+70$	$^{\circ}\text{C}$	
D to A reference current, I_{REF} (pin 9)	All types	0.25		1.0	0.25	1.0	mA	Note 6
Conversion time	All types		15	20		20	μs	Note 2
Nominal analog- ue input range	All types	-2.5		$+2.5$			V	Note 3
Supply rejection	All types		0.1				% per V	
Gain error	All types		± 0.05				%	Note 4

ZN432 Series

CHARACTERISTICS (continued)

Parameter	Version	$t_{amb} = +25^{\circ}\text{C}$			Over Spec. Temp. Range		Units	Conds.
		Min.	Typ.	Max.	Min.	Max.		
Gain temperature coefficient (Note 4)	ZN432J-10 ZN432BJ-10 ZN432CJ-10	± 4.5	10	± 5.5	± 4.5	± 5.5	ppm/ $^{\circ}\text{C}$	
	ZN432J-9 ZN432BJ-9 ZN432CJ-9 ZN432J-8 ZN432BJ-8 ZN432CJ-8		20				ppm/ $^{\circ}\text{C}$	
Zero temperature coefficient	ZN432J-10 ZN432BJ-10 ZN432CJ-10		7				ppm/ $^{\circ}\text{C}$ of FSR	
	ZN432J-9 ZN432BJ-9 ZN432CJ-9 ZN432J-8 ZN432BJ-8 ZN432CJ-8		15				ppm/ $^{\circ}\text{C}$ of FSR	
Supply voltage	All types		± 5				V	
Supply current	All types		35				mA	
Power consumption	All types		350				mW	
INTERNAL VOLTAGE REFERENCE Output voltage	All types		2.480				V	
Output voltage tolerance (Note 5)	ZN432J-10 ZN432BJ-10 ZN432CJ-10		± 1.5	%				
	ZN432J-9 ZN432BJ-9 ZN432CJ-9		± 2.0	%				
	ZN432J-8 ZN432BJ-8 ZN432CJ-8		± 5.0	%				
Slope impedance	All types		0.75	Ω				
Maximum Reference load current			± 2	mA				

ZN432 Series

CHARACTERISTICS (continued)

Parameter	Version	$t_{amb} = +25^{\circ}\text{C}$			Over Spec. Temp. Range		Units	Conditions
		Min.	Typ.	Max.	Min.	Max.		
LOGIC	All types							
High level input voltage		2.0			2.0		V	
Low level input voltage				0.8		0.8	V	
High level input current			7 50				μA μA	$V_S = \pm 5.5\text{V}$ $V_I = 2.4\text{V}$ $V_S = \pm 5.5\text{V}$ $V_I = 5.5\text{V}$
Low level input current			1				μA	$V_S = \pm 5.5\text{V}$ $V_I = 0.4\text{V}$
High level output voltage		2.4			2.4		V	$I_{load} = -40 \mu\text{A}$
Low level output voltage				0.4		0.4	V	$I_{load} = 1.6 \text{ mA}$

NOTE 1. No missing codes over full temperature range at resolution appropriate to accuracy.

NOTE 2. This corresponds to a maximum clock rate of 550 kHz based on 11 clock periods per conversion cycle (see timing diagram, page 8). This provides an update rate of 45 kHz.

NOTE 3. Single polarity and other input ranges may be provided by different input resistor values. (see page 7)

NOTE 4. Excluding reference.

NOTE 5. For typical temperature performance see Fig. 6, page 9.

NOTE 6. The full scale D to A output current $I_{OUT} = 4$ times I_{REF} . For optimum performance $I_{REF} = 0.5 \text{ mA}$.

ZN432 Series

TEST CIRCUIT




Fig. 3 – DYNAMIC CROSSPLOT ACCURACY TEST

Switches SW-1 to SW-10 are set to the appropriate digital code to select the point on the characteristic to be displayed. For example, code 10000 00000 would select half full scale, i.e. the major transition.

The output from the dither generator (suggested peak to peak amplitude = $\pm 4 \times \text{L.S.B.}$) is used as the X deflection for the scope and is also superimposed on the analogue output from the reference D.A.C. in the summing amplifier. The resulting analogue signal including dither is used as V_{IN} for the ZN432 under test.

Bit 10, 9 and 8 outputs are fed to the inputs of a 3-bit D.A.C. of at least 6-bit accuracy and the analogue output used as the Y deflection for the scope. Differential non-linearity is shown by horizontal lines which are longer or shorter than the rest.

CALCULATION OF EXTERNAL RESISTORS (See Fig. 2, page 2).

1. R_3 , R_4 , R_5 can affect gain and offset stability and thus require to be of high quality.
2. R_1 and R_2 are to allow for the bias current of the reference amplifier and comparator, thus:

$$R_1 = R_3$$

$$\text{And } R_2 = \text{parallel combination of } R_4, R_5 \text{ and } R_6.$$

3. I_{REF} should be 0.5 mA

Therefore

$$R_3 = \frac{V_{REF}}{0.5 \text{ mA}}$$

$I_{out FS}$ is four times I_{REF} , i.e., 2 mA

4. Analysing the network yields the following:

$$R_4 = \frac{-V_{REF} R_5}{V_{in \text{ min}}}$$

$$R_5 = \frac{V_{in \text{ max}} - V_{in \text{ min}}}{I_{out FS}}$$

Where $V_{in \text{ max}}$ is the voltage for the logic output to be all 1's.

$V_{in \text{ min}}$ is the voltage for the logic output to be all 0's.

5. R_6 should be chosen such that the parallel combination of R_4 , R_5 and R_6 is about 1.25 k Ω as this determines the D to A time constant and hence conversion time.
6. The following is a table of values to give examples of the above equations.

$V_{in \text{ max}}$	$V_{in \text{ min}}$	V_{REF}	R_1^1	R_2^1	R_3	R_4	R_5	R_6^1
+2.5	-2.5	2.5	5 k Ω	1.25 k Ω	5 k Ω	2.5 k Ω	2.5 k Ω	∞
+2.5	-2.5	5 *	10 k Ω	1.25 k Ω	10 k Ω	5 k Ω	2.5 k Ω	5 k Ω
+2.5	0	2.5	5 k Ω	1.25 k Ω	5 k Ω	∞	1.25 k Ω	∞
+5	0	2.5	5 k Ω	1.25 k Ω	5 k Ω	∞	2.5 k Ω	2.5 k Ω
+4	-2	2.5	5 k Ω	1.25 k Ω	5 k Ω	3.75 k Ω	3 k Ω	5 k Ω
+4	-2	12 *	24 k Ω	1.25 k Ω	24 k Ω	3.75 k Ω	3 k Ω	5 k Ω
+10	-10	2.5	5 k Ω	1.25 k Ω	5 k Ω	2.5 k Ω	10 k Ω	3.33 k Ω

Note 1. Nearest preferred value may be used for R_1 , R_2 and R_6

*Note 2. External reference

7. For setting up R_4 will adjust the offset.

R_3 will adjust the gain.

For unipolar operation where R_4 approaches ∞ and a zero adjustment is required, the following offset circuit is suggested in place of R_4 (Typical values only).




Fig. 4 – OFFSET CIRCUIT WITH UNIPOLAR OPERATION

ZN432 Series

TIMING DETAILS




Fig. 5 – TIMING DIAGRAM

NOTES ON TIMING DIAGRAM

1. Conversion is initiated by a 'START' pulse which sets the MSB to 1 and all the other bits to 0.
2. The first active (negative going) edge of Clock after the trailing edge of the 'START' pulse should not occur until at least 2 μ s after the leading edge of the 'START' pulse to allow for MSB settling.
3. A negative going edge of Clock must not occur within 200 ns either side of the trailing edge of the 'START' pulse.
4. As a special case of conditions (2) and (3) the 'START' pulse may be coincident with, and of the same duration as, a negative going clock pulse.
5. Serial data is available during conversion at the Serial Output.
Ten SYNC pulses are provided to facilitate data transmission.
The serial output data is valid on the positive going edge of the SYNC pulse.
6. Cross hatching indicates a 'don't care' condition or, in the case of serial output, invalid data.
7. The conversion sequence shown is for the digital word 1010010111.
8. The parallel output data is valid when the Status Output goes HIGH.

ZN432 Series

LOGIC CODING

Table 1. Unipolar Operation

Analogue Input Notes 1, 2	Digital Output Code	
	MSB	LSB
FS -1LSB	1111111111	
FS -2LSB	1111111110	
$\frac{1}{2}$ FS	1100000000	
FS +1LSB	1000000001	
$\frac{1}{2}$ FS	1000000000	
FS -1LSB	0111111111	
$\frac{1}{2}$ FS	0100000000	
1LSB	0000000001	
0	0000000000	

Table 2. Bipolar Operation

Analogue Input Notes 1, 2	Digital Output Code	
	MSB	LSB
+(FS -1LSB)	1111111111	
+(FS -2LSB)	1111111110	
+($\frac{1}{2}$ FS)	1100000000	
+(1LSB)	1000000001	
0	1000000000	
-(1LSB)	0111111111	
-($\frac{1}{2}$ FS)	0100000000	
-(FS-1LSB)	0000000001	
-FS	0000000000	

NOTES:

- 1. Analogue inputs shown are nominal centre values of code.
- 2. "FS" is full scale.

OFFSET AND GAIN SETTING

For unipolar, supply an input of $\frac{1}{2}$ LSB for transition 0000000000 to 0000000001, and of (full scale - $1\frac{1}{2}$ LSB) for transition 1111111111 to 1111111110.

For bipolar, supply an input of -(full scale - $\frac{1}{2}$ LSB) for transition 0000000000 to 0000000001, and of (full scale - $1\frac{1}{2}$ LSB) for transition 1111111111 to 1111111110.





Fig. 6 – TYPICAL REFERENCE VOLTAGE v TEMPERATURE (ALL TYPES)

ZN432 Series

PIN CONNECTIONS



CHIP DIMENSIONS AND LAYOUT

