

STA / STH / STT Series, Type F



Technical Data


STA / STH / STT Series, Type F

Tri-State Logic Table

Pin 1 Input	Pin 3 Output
Logic "1" or NC	Oscillation
Logic "0" or GND	High Impedance

Required Input Levels on Pin 1:
Logic "1" = 3.0V min
Logic "0" = 0.5V max


Package




Pin Function:

Pin 1: Tri-State Control Pin 3: Output
Pin 2: GND Pin 4: +5 VDC

Standard Marking Format



Recommended Land Pattern




Tolerance: ± 13
 ± 005

* Good external high frequency power supply decoupling required.


Scale: None (Dimensions in $\frac{mm}{inches}$)

Part Numbering Guide




Example P/N: STA03FC - 80.0000

Test Circuits



NOTE: A. C_L includes probe and fixture capacitance.
NOTE: B. An external $0.01\mu F$ bypass capacitor close to package ground and Vcc pin is recommended.

FIGURE 1 - TTL TEST CIRCUIT



NOTE: A. C_L includes probe and fixture capacitance.
NOTE: B. An external $0.01\mu F$ bypass capacitor close to package ground and Vcc pin is recommended.

FIGURE 2 - HCMOS TEST CIRCUIT

All specifications are subject to change without notice.

DS-102 REV A February 1994