Benchmarq Products from Texas Instruments

bq4013/Y

128Kx8 Nonvolatile SRAM

Features

- Data retention for at least 10 years without power
- Automatic write-protection during power-up/power-down cycles
- Conventional SRAM operation, including unlimited write cycles
- Internal isolation of battery before power application
- Industry standard 32-pin DIP pinout

General Description

The CMOS bq4013/Y is a nonvolatile 1,048,576-bit static RAM organized as 131,072 words by 8 bits. The integral control circuitry and lithium energy source provide reliable nonvolatility coupled with the unlimited write cycles of standard SRAM.


The control circuitry constantly monitors the single 5V supply for an out-of-tolerance condition. When V_{CC} falls out of tolerance, the SRAM is unconditionally write-protected to prevent inadvertent write operation.

At this time the integral energy source is switched on to sustain the memory until after V_{CC} returns valid.

The bq4013/Y uses an extremely low standby current CMOS SRAM, coupled with a small lithium coin cell to provide nonvolatility without long write-cycle times and the write-cycle limitations associated with EEPROM.

The bq4013/Y requires no external circuitry and is socket-compatible with industry-standard SRAMs and most EPROMs and EEPROMs.

Pin Connections



Pin Names

| A0-A16 | Address inputs | WE | Write enable input |
|------------------------|---------------------|-----------------|----------------------|
| DQ0-DQ7 | Data input/output | NC | No connect |
| $\overline{\text{CE}}$ | Chip enable input | V _{CC} | Supply voltage input |
| ŌĒ | Output enable input | V _{SS} | Ground |

Selection Guide

| Part Number | Maximum Access Time (ns) | Negative Supply Tolerance | Part Number | Maximum Access Time (ns) | Negative Supply Tolerance |
|----------------|--------------------------------|---------------------------------|----------------|--------------------------------|---------------------------------|
| | | | bq4013YMA -70 | 70 | -10% |
| bq4013MA -85 | 85 | -5% | bq4013YMA -85 | 85 | -10% |
| bq4013MA-120 | 120 | -5% | bq4013YMA-120 | 120 | -10% |

9/96 D

Functional Description

When power is valid, the bq4013/Y operates as a standard CMOS SRAM. During power-down and power-up cycles, the bq4013/Y acts as a nonvolatile memory, automatically protecting and preserving the memory contents.

Power-down/power-up control circuitry constantly monitors the V_{CC} supply for a power-fail-detect threshold V_{PFD} . The bq4013 monitors for $V_{PFD} = 4.62V$ typical for use in systems with 5% supply tolerance. The bq4013Y monitors for $V_{PFD} = 4.37V$ typical for use in systems with 10% supply tolerance.

When V_{CC} falls below the V_{PFD} threshold, the SRAM automatically write-protects the data. All outputs become high impedance, and all inputs are treated as "don't care." If a valid access is in process at the time of power-fail detection, the memory cycle continues to completion. If the memory cycle fails to terminate within time twpr, write-protection takes place.


As V_{CC} falls past V_{PFD} and approaches 3V, the control circuitry switches to the internal lithium backup supply, which provides data retention until valid V_{CC} is applied.

When V_{CC} returns to a level above the internal backup cell voltage, the supply is switched back to V_{CC} . After V_{CC} ramps above the V_{PFD} threshold, write-protection continues for a time t_{CER} (120ms maximum) to allow for processor stabilization. Normal memory operation may resume after this time.

The internal coin cell used by the bq4013/Y has an extremely long shelf life and provides data retention for more than 10 years in the absence of system power.

As shipped from Unitrode, the integral lithium cell of the MA-type module is electrically isolated from the memory. (Self-discharge in this condition is approximately 0.5% per year.) Following the first application of $V_{\rm CC}$, this isolation is broken, and the lithium backup cell provides data retention on subsequent power-downs.

Block Diagram



Truth Table

| Mode | CE | WE | ŌĒ | I/O Operation | Power |
|----------------|----|----|----|-----------------|---------|
| Not selected | Н | Х | Х | High Z | Standby |
| Output disable | L | Н | н | High Z | Active |
| Read | L | Н | L | Dout | Active |
| Write | L | L | X | D _{IN} | Active |

Absolute Maximum Ratings

| Symbol | Parameter | Value | Unit | Conditions |
|--|---|-------------|------|-------------------------|
| V _{CC} | DC voltage applied on V_{CC} relative to $V_{\rm SS}$ | -0.3 to 7.0 | V | |
| V_{T} | DC voltage applied on any pin excluding V_{CC} relative to $V_{\rm SS}$ | -0.3 to 7.0 | V | $V_T \leq V_{CC} + 0.3$ |
| т | | 0 to +70 | °C | Commercial |
| T _{OPR} Operating temperature | | -40 to +85 | °C | Industrial "N" |
| Т | CL | -40 to +70 | °C | Commercial |
| T_{STG} | Storage temperature | -40 to +85 | °C | Industrial "N" |
| т | | -10 to +70 | °C | Commercial |
| T_{BIAS} | Temperature under bias | -40 to +85 | °C | Industrial "N" |
| T _{SOLDER} | Soldering temperature | +260 | °C | For 10 seconds |

Note: Permanent device damage may occur if **Absolute Maximum Ratings** are exceeded. Functional operation should be limited to the Recommended DC Operating Conditions detailed in this data sheet. Exposure to conditions beyond the operational limits for extended periods of time may affect device reliability.

| Symbol | Parameter | Minimum | Typical | Maximum | Unit | Notes |
|-----------------|--------------------|---------|---------|-----------------------|------|---------|
| Vaa | Sumply malter as | 4.5 | 5.0 | 5.5 | V | bq4013Y |
| V _{CC} | Supply voltage | 4.75 | 5.0 | 5.5 | V | bq4013 |
| V _{SS} | Supply voltage | 0 | 0 | 0 | V | |
| VIL | Input low voltage | -0.3 | - | 0.8 | V | |
| VIH | Input high voltage | 2.2 | - | V _{CC} + 0.3 | V | |

Recommended DC Operating Conditions (TA = TOPR)

Note: Typical values indicate operation at $T_A = 25$ °C.

| Symbol | Parameter | Minimum | Typical | Maximum | Unit | Conditions/Notes |
|--------------------|----------------------------|---------|---------|---------|------|--|
| I_{LI} | Input leakage current | - | - | ± 1 | μΑ | $V_{\rm IN}$ = $V_{\rm SS}$ to $V_{\rm CC}$ |
| ILO | Output leakage current | - | - | ± 1 | μΑ | $\label{eq:expansion} \begin{array}{c} \overline{CE} = V_{IH} \ \mbox{or} \ \overline{OE} = V_{IH} \ \mbox{or} \\ \overline{WE} = V_{IL} \end{array}$ |
| VOH | Output high voltage | 2.4 | - | - | V | I _{OH} = -1.0 mA |
| Vol | Output low voltage | - | - | 0.4 | V | $I_{OL} = 2.1 \text{ mA}$ |
| I _{SB1} | Standby supply current | - | 4 | 7 | mA | $\overline{\mathrm{CE}} = \mathrm{V_{IH}}$ |
| I_{SB2} | Standby supply current | - | 2.5 | 4 | mA | $\label{eq:cell} \begin{array}{l} \overline{CE} \geq V_{CC} \mbox{-} 0.2V, \\ 0V \leq V_{IN} \leq \mbox{-} 0.2V, \\ or \ V_{IN} \geq V_{CC} \mbox{-} 0.2V \end{array}$ |
| I _{CC} | Operating supply current | - | 75 | 105 | mA | $\label{eq:min.cycle, duty = 100\%, } \frac{Min. cycle, duty = 100\%,}{CE} = V_{IL}, I_{I/O} = 0mA$ |
| \$7 | | 4.55 | 4.62 | 4.75 | V | bq4013 |
| V_{PFD} | Power-fail-detect voltage | 4.30 | 4.37 | 4.50 | V | bq4013Y |
| Vso | Supply switch-over voltage | - | 3 | - | V | |

DC Electrical Characteristics (TA = TOPR, VCCmin ≤ VCC ≤ VCCmax)

Note: Typical values indicate operation at $T_{\rm A}$ = 25°C, $V_{\rm CC}$ = 5V.

Capacitance (TA = 25°C, F = 1MHz, VCC = 5.0V)

| Symbol | Parameter | Minimum | Typical | Maximum | Unit | Conditions |
|-----------------|--------------------------|---------|---------|---------|------|---------------------|
| CI/O | Input/output capacitance | - | - | 10 | pF | Output voltage = 0V |
| C _{IN} | Input capacitance | - | - | 10 | pF | Input voltage = 0V |

Note: These parameters are sampled and not 100% tested.

AC Test Conditions

| Parameter | Test Conditions | | | |
|--|------------------------------------|--|--|--|
| Input pulse levels | 0V to 3.0V | | | |
| Input rise and fall times | 5 ns | | | |
| Input and output timing reference levels | 1.5 V (unless otherwise specified) | | | |
| Output load (including scope and jig) | See Figures 1 and 2 | | | |






Figure 1. Output Load A

Figure 2. Output Load B


Read Cycle (TA = TOPR, VCCmin \leq VCC \leq VCCmax)

| | | -70/- | -70N | -85/- | -85N | -1 | 20 | | |
|------------------|------------------------------------|-------|------|-------|------|------|------|------|---------------|
| Symbol | Parameter | Min. | Min. | Min. | Max. | Min. | Max. | Unit | Conditions |
| $t_{\rm RC}$ | Read cycle time | 70 | - | 85 | - | 120 | - | ns | |
| t _{AA} | Address access time | - | 70 | - | 85 | - | 120 | ns | Output load A |
| t _{ACE} | Chip enable access time | - | 70 | - | 85 | - | 120 | ns | Output load A |
| t _{OE} | Output enable to output valid | - | 35 | - | 45 | - | 60 | ns | Output load A |
| t _{CLZ} | Chip enable to output in low Z | 5 | - | 5 | - | 5 | - | ns | Output load B |
| tolz | Output enable to output in low Z | 0 | - | 0 | - | 0 | - | ns | Output load B |
| t _{CHZ} | Chip disable to output in high Z | 0 | 25 | 0 | 35 | 0 | 45 | ns | Output load B |
| tonz | Output disable to output in high Z | 0 | 25 | 0 | 25 | 0 | 35 | ns | Output load B |
| toH | Output hold from address change | 10 | - | 10 | - | 10 | - | ns | Output load A |






Read Cycle No. 2 (CE Access) ^{1,3,4}





RC-1

Read Cycle No. 3 (OE Access) 1,5



Notes:

2. Device is continuously selected: $\overline{CE} = \overline{OE} = V_{IL}$.

1. $\overline{\text{WE}}$ is held high for a read cycle.

- 3. Address is valid prior to or coincident with $\overline{\text{CE}}$ transition low.
- 4. $\overline{OE} = V_{IL}$.
- 5. Device is continuously selected: $\overline{\text{CE}} = \text{V}_{\text{IL}}$.

| | | -70/ | -70N | -85/ | -85N | -1 | 20 | | |
|------------------|--|------|------|------|------|------|------|-------|--|
| Symbol | Parameter | Min. | Max. | Min. | Max. | Min. | Max. | Units | Conditions/Notes |
| twc | Write cycle time | 70 | - | 85 | - | 120 | - | ns | |
| $t_{\rm CW}$ | Chip enable to end of write | 65 | - | 75 | - | 100 | - | ns | (1) |
| t _{AW} | Address valid to end of write | 65 | - | 75 | - | 100 | - | ns | (1) |
| t _{AS} | Address setup time | 0 | - | 0 | - | 0 | - | ns | Measured from address valid to beginning of write. (2) |
| $t_{\rm WP}$ | Write pulse width | 55 | - | 65 | - | 85 | - | ns | Measured from beginning of write to end of write. (1) |
| $t_{\rm WR1}$ | Write recovery time (write cycle 1) | 5 | - | 5 | - | 5 | - | ns | Measured from $\overline{\text{WE}}$ going high to end of write cycle. (3) |
| t_{WR2} | Write recovery time (write cycle 2) | 15 | - | 15 | - | 15 | - | ns | Measured from \overline{CE} going high to end of write cycle. (3) |
| $t_{\rm DW}$ | Data valid to end of write | 30 | - | 35 | - | 45 | - | ns | Measured to first low-to-high transition of either CE or WE. |
| t _{DH1} | Data hold time (write cycle 1) | 0 | - | 0 | - | 0 | - | ns | Measured from \overline{WE} going high to end of write cycle. (4) |
| t _{DH2} | Data hold time (write cycle 2) | 10 | - | 10 | - | 10 | - | ns | Measured from \overline{CE} going high to end of write cycle. (4) |
| t _{WZ} | Write enabled to output in high Z | 0 | 25 | 0 | 30 | 0 | 40 | ns | I/O pins are in output state. (5) |
| tow | Output active from end of write | 0 | - | 0 | - | 0 | - | ns | I/O pins are in output state. (5) |

Write Cycle (TA =TOPR, VCCmin ≤ VCC ≤ VCCmax)

Notes:


1. A write ends at the earlier transition of $\overline{\text{CE}}$ going high and $\overline{\text{WE}}$ going high.

2. A write occurs during the overlap of a low \overline{CE} and a low \overline{WE} . A write begins at the later transition of \overline{CE} going low and \overline{WE} going low.

3. Either $t_{WR1} \mbox{ or } t_{WR2} \mbox{ must be met.}$


4. Either $t_{\rm DH1} \mbox{ or } t_{\rm DH2} \mbox{ must}$ be met.

5. If $\overline{\text{CE}}$ goes low simultaneously with $\overline{\text{WE}}$ going low or after $\overline{\text{WE}}$ going low, the outputs remain in high-impedance state.



Write Cycle No. 1 (WE-Controlled) ^{1,2,3}

Write Cycle No. 2 (CE-Controlled) ^{1,2,3,4,5}





1. $\overline{\text{CE}} \text{ or } \overline{\text{WE}} \text{ must be high during address transition.}$

- 2. Because I/O may be active $(\overline{\text{OE}} \text{ low})$ during this period, data input signals of opposite polarity to the outputs must not be applied.
- 3. If $\overline{\text{OE}}$ is high, the I/O pins remain in a state of high impedance.
- 4. Either t_{WR1} or t_{WR2} must be met.
- 5. Either $t_{\rm DH1}~{\rm or}~t_{\rm DH2}$ must be met.

Power-Down/Power-Up Cycle (TA = TOPR)


| Symbol | Parameter | Minimum | Typical | Maximum | Unit | Conditions |
|-------------------|---|---------|---------|---------|-------|--|
| $t_{\rm PF}$ | V_{CC} slew, 4.75 to 4.25 V | 300 | - | - | μs | |
| $t_{\rm FS}$ | V_{CC} slew, 4.25 to $V_{\rm SO}$ | 10 | - | - | μs | |
| $t_{\rm PU}$ | V_{CC} slew, V_{SO} to $V_{PFD}\left(max.\right)$ | 0 | - | - | μs | |
| $t_{\rm CER}$ | Chip enable recovery time | 40 | 80 | 120 | ms | Time during which $SRAM$ is write-protected after V_{CC} passes V_{PFD} on power-up. |
| $t_{\rm DR}$ | Data-retention time in absence of $V_{\rm CC}$ | 10 | - | - | years | $T_{\rm A} = 25^{\circ} {\rm C.} (2)$ |
| t _{DR-N} | Data-retention time in absence of $V_{\rm CC}$ | 6 | - | - | years | $T_A = 25$ °C (2); industrial temperature range only |
| $t_{\rm WPT}$ | Write-protect time | 40 | 100 | 150 | μs | $\begin{array}{l} \mbox{Delay after } V_{CC} \mbox{ slews} \\ \mbox{down past } V_{PFD} \mbox{ before} \\ \mbox{SRAM is} \\ \mbox{write-protected}. \end{array}$ |

Notes: 1. Typical values indicate operation at T_A = 25°C, V_{CC} = 5V.

2. Battery is disconnected from circuit until after V_{CC} is applied for the first time. t_{DR} is the accumulated time in absence of power beginning when power is first applied to the device.


Caution: Negative undershoots below the absolute maximum rating of -0.3V in battery-backup mode may affect data integrity.

Power-Down/Power-Up Timing



PD-B


MA: 32-Pin A-Type Module




| Dimension | Minimum | Maximum |
|-----------|---------|---------|
| Α | 0.365 | 0.375 |
| A1 | 0.015 | - |
| В | 0.017 | 0.023 |
| С | 0.008 | 0.013 |
| D | 1.670 | 1.700 |
| Е | 0.710 | 0.740 |
| е | 0.590 | 0.630 |
| G | 0.090 | 0.110 |
| L | 0.120 | 0.150 |
| S | 0.075 | 0.110 |

All dimensions are in inches.

MS: 34-Pin Leaded Chip carrier for LIFETIME LITHIUM Module





<u>SIDE VIEW</u>


34-Pin LCR LIFETIME LITHIUM Module

| Dimension | Minimum | Maximum |
|--------------|---------|---------|
| А | 0.920 | 0.930 |
| В | 0.980 | 0.995 |
| С | - | 0.080 |
| D | 0.052 | 0.060 |
| Е | 0.045 | 0.055 |
| \mathbf{F} | 0.015 | 0.025 |
| G | 0.020 | 0.030 |
| Н | _ | 0.090 |
| J | 0.053 | 0.073 |

All dimensions are in inches.

- <u>/</u>1 Centerline of lead within ± 0.005 of true position. Leads coplanar within ± 0.004 at seating plane. 2
- /3` Components and location may vary.

MS: LIFETIME LITHIUM Module Housing




LIFETIME LITHIUM Module Housing


| Dimension | Minimum | Maximum |
|-----------|---------|---------|
| А | 0.845 | 0.855 |
| В | 0.955 | 0.965 |
| С | 0.210 | 0.220 |
| D | 0.065 | 0.075 |
| Е | 0.065 | 0.075 |

All dimensions are in inches.

1 Edges coplanar within ±0.025.

MS: LIFETIME LITHIUM Module with LCR attached






LIFETIME LITHIUM Module

| Dimension | Minimum | Maximum |
|-----------|---------|---------|
| A | 0.955 | 0.965 |
| В | 0.980 | 0.995 |
| С | 0.240 | 0.250 |
| D | 0.052 | 0.060 |
| E | 0.045 | 0.055 |
| F | 0.015 | 0.025 |
| | | |

All dimensions are in inches.

SIDE VIEW




Data Sheet Revision History

| Change No. | Page No. | Description |
|------------|------------------|---|
| 1 | 2, 3, 4, 6, 8, 9 | Added industrial temperature range. |
| 2 | 1, 4, 6, 9 | Added 70ns speed grade for bq4013Y-70. |
| 3 | | Removed industrial temperature range for bq4013YMA-120N |

Notes: Change 1 = Sept. 1992 B changes from Sept. 1990 A. Change 2 = Aug. 1993 C changes from Sept. 1991 B. Change 3 = Sept. 1996 D changes from Aug. 1993 C.

Ordering Information



Notes: 1. Only 10% supply MA module ("Y-MA") version is available in industrial temperature range; contact factory for speed grade availability.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated