

## 8-BIT, 4-CELL DIGITAL FILTER PROCESSOR

#### **FEATURES**

- 4 filter cells
- Up to 25 MHz sample rate
- 8-bit two's complement or 8-bit unsigned coefficients and signal data
- 26-bit accumulator per stage
- Filter lengths over 500 taps

- Expandable coefficient size, data size and filter length
- Decimation by 2, 3, or 4
- Low power, high-speed CMOS
- 68-pin ceramic leadless chip carrier (LCC)
- Replacement for ZR33481

#### **APPLICATIONS**

- 1-D and 2-D FIR filters
- Correlation/convolution
- Adaptive filters
- Matrix multiplication
- Complex multiply-add
- Butterfly computation
- Sample rate converters
- Radar/sonar
- Digital video and audio
- d audio Echo cancellation

#### **GENERAL DESCRIPTION**

The ZR33482 (figure 1) is an economical video-speed Digital Filter Processor (DFP) designed to efficiently implement vector operations such as FIR digital filters. It is comprised of four filter cells cascaded internally, all in a single integrated circuit. Each filter cell contains a 9x9 bit two's complement multiplier, three decimation registers and a 26-bit accumulator. The ZR33482 has a maximum sample rate of 25 MHz. The effective multiply-accumulate (MAC) rate is 100 MHz.

Each ZR33482 filter cell contains three resampling or decimation registers which permit output sample rate reduction by 2, 3 or 4. These registers also provide the capability to perform 2-D operations such as matrix multiplication and spatial correlations/convolutions for image processing applications.




FIGURE 1. ZR33482 BLOCK DIAGRAM



## **INTERFACE SIGNAL DESCRIPTION**

Name	Function
Vcc	+5V power supply input.
V <sub>SS</sub>	Power supply ground input.
CLK	The CLK input provides the ZR33482 system sample clock.
DIN <sub>0-7</sub>	These eight lines are the data sample input bus. Eight-bit data samples are synchronously loaded through these pins to the data input register (X-REG) of each filter cell of the ZR33482 simultaneously. The DIENB signal enables loading, which is synchronous on the rising edge of the clock signal.
	The data samples can be either 8-bit two's complement or 8-bit unsigned values, depending on the state of the TCS line (see TCS).
DIENB	A low on this input enables the data sample input bus (DIN <sub>0-7</sub> ) to all filter cells. A rising edge of the CLK signal occurring while DIENB is low will load the X register of every filter cell with the 8-bit value present on DIN <sub>0-7</sub> . A high on this input forces all bits of the data sample input bus to zero; a rising CLK edge when DIENB is high will load the X register of every filter cell with zeros. This signal is latched inside the device, delaying its effect by one clock internal to the device. It must go low during the clock cycle immediately preceding presentation of the desired data on the DIN <sub>0-7</sub> inputs.
CIN <sub>0-7</sub>	These eight lines are used to input the coefficients. The coefficients are synchronously loaded into the coefficient register (C-REG) of filter CELLO, if a rising edge of CLK occurs while CIENB is low.
	The coefficients can be either 8-bit two's complement or 8-bit unsigned values, depending on the state of the TCCI line (see TCCI).
CIENB	A low on this input enables the C-REG and the decimation registers (D <sub>1</sub> ,D <sub>2</sub> ,D <sub>3</sub> ) of every filter cell, according to the state of the DCM <sub>0-1</sub> inputs. A rising edge of the CLK signal occurring while CIENB is low will load the C register and appropriate D registers with the coefficient data present at their inputs. This provides the mechanism for shifting the coefficients from cell to cell through the device. A high on this input freezes the contents of the C register and the D registers, ignoring the CLK signal. This signal is latched internal to the ZR33482, therefore it must go low during the clock cycle immediately preceding presentation of the desired coefficient on the CIN <sub>0-8</sub> inputs.

Name	Function
DCM <sub>0-1</sub>	These two inputs determine the use of the internal decimation registers as follows:
	DCM1 DCM0 Decimation Function  0 0 Decimation registers not used  0 1 One decimation register is used  1 0 Two decimation registers are used  1 1 Three decimation registers are used
	The coefficients pass from cell to cell with a delay determined by the number of decimation registers used. When no decimation registers are used, coefficients move from cell to cell with no added delay. When one decimation register is used, coefficients move from cell to cell with a delay of one clock, etc. These signals are latched internal to the device.
SUM <sub>0-25</sub>	These 26 three-state outputs are used to output the results of the internal filter cell computations selected by ADR <sub>0-1</sub> . The signals SENBH and SENBL enable the most significant and least significant bits of the SUM <sub>0-25</sub> result respectively. Both SENBH and SENBL may be enabled simultaneously if the system has a 26-bit or larger bus. However, individual enables are provided to facilitate use with a 16-bit bus.
SENBH	A low on this input enables result bits SUM <sub>16-25</sub> . A high on this input places these outputs in their high impedance state.
SENBL	A low on this input enables result bits SUM <sub>0-15</sub> . A high on this input places these outputs in their high-impedance state.
ADR <sub>0-1</sub>	These two inputs select the one cell whose accumulator will be read through the output bus (SUM <sub>0-25</sub> ). They also determine which accumulator will be cleared when ERASE is low. If the ADR <sub>0-1</sub> lines remain at the same address for more than one clock, the output at SUM <sub>0-25</sub> will not change to reflect any subsequent accumulator updates in the addressed cell. Only the result available during the first clock, when ADR <sub>0-1</sub> selects the cell, will be output. This does not hinder normal operation since the ADR <sub>0-1</sub> lines are changed sequentially. This feature facilitates the interface with slow memories where the output is required to be fixed for more than one clock.



## **INTERFACE SIGNAL DESCRIPTION (continued)**

Name	Function
TCS	The TCS input determines the number system interpretation of the data input samples on pins DIN <sub>0-7</sub> as follows: TCS = LOW → unsigned representation TCS = HIGH → two's complement representation The TCS signal is synchronously loaded into the X register in the same way as the DIN <sub>0-7</sub> inputs.
TCCI	The TCCI input determines the number system interpretation of the coefficient inputs on pins CIN <sub>0-7</sub> as follows: TCCI = LOW → unsigned representation TCCI = HIGH → two's complement representation The TCCI signal is synchronously loaded into the C register in the same way as the CIN <sub>0-7</sub> inputs.

Name	Function
RESET	A low on this input synchronously* clears all the internal registers, except the cell accumulators. It can also be used with ERASE to simultaneously clear all the accumulators. This signal is latched in the ZR33482.
ERASE	A low on this input synchronously* clears the cell accumulator selected by the ADR <sub>0-1</sub> signals. If RESET is also low simultaneously, all cell accumulators are cleared. This signal is latched in the ZR33482.

<sup>\*</sup> On rising edge of clock.



#### **ZR33482 FILTER CELL**

An 8-bit coefficient (CIN $_{0-7}$ ) enters each cell through the C register on the left and exits the cell on the right as signals COUT $_{0-7}$  (figure 2). The coefficients may move directly from the C register to the output, exiting the cell on the clock following its entrance. When decimation is selected, the coefficient exit is delayed by 1, 2 or 3 clocks by passing through one or more decimation registers (D<sub>1</sub>, D<sub>2</sub> or D<sub>3</sub>).

The combination of D registers through which the coefficient passes is determined by the state of DCM0 and DCM1. The output signals (COUT $_{0-7}$ ) are connected to the CIN $_{0-7}$  inputs of the next cell to its right.

The C and D registers are enabled for loading by CIENB. Loading is synchronous with CLK when CIENB is low. Note that CIENB is latched internally. It enables the register for loading after the next CLK following the onset of CIENB low. Actual loading occurs on the second CLK following the onset of CIENB low. Therefore CIENB must go low during the clock cycle immediately preceding presentation of the coefficient on the CIN0-7 inputs. In most basic FIR operations, CIENB will be low throughout the process, so this latching and delay sequence is only important during the initialization phase. When CIENB is high, the coefficients are frozen.

These registers are cleared synchronously under control of  $\overline{\text{RESET}}$ , which is latched and delayed exactly like  $\overline{\text{CIENB}}$ .

The output of the C register (C $\langle 0:7 \rangle$ ) is one input to the 9x9 multiplier.

The other input to the 9x9 multiplier comes from the output of the X register. This register is loaded with a data sample from the device input signals DIN<sub>0-7</sub>.

The X register is enabled for loading by  $\overline{\text{DIENB}}$ . Loading is synchronous with CLK when  $\overline{\text{DIENB}}$  is low. Note that  $\overline{\text{DIENB}}$  is latched internally. It enables the register for loading after the next CLK following the onset of  $\overline{\text{DIENB}}$  low. Actual loading occurs on the second CLK following the onset of  $\overline{\text{DIENB}}$  low. Therefore  $\overline{\text{DIENB}}$  must go low during the clock cycle immediately preceding presentation of the data sample on the DIN<sub>0-7</sub> inputs. In most basic FIR operations,  $\overline{\text{DIENB}}$  will be low throughout the process, so this latching and delay sequence is only important during the initialization phase. When  $\overline{\text{DIENB}}$  is high, the X register is loaded with all zeros.

The pipelined multiplier is modeled in figure 2 as a multiplier core followed by two pipeline registers, M0-REG and M1-REG. The multiplier output is sign extended and input as one operand of the 26-bit adder. The other adder operand is the output of the 26-bit accumulator. The adder output is loaded synchronously into both the accumulator and the output register, T-REG.

The T-REG loading is disabled by the cell select signal, CELLn, where n is the cell number. The cell select is decoded from the  $ADR_{0-1}$  signals to generate the T-REG load enable. The cell select is inverted, delayed and applied as the load enable to the T-REG, so that the T-REG is loaded whenever the cell is not selected. The purpose of the T-REG is to hold the result of a sum-of-products calculation during the clock when the accumulator is cleared to prepare for the next sum-of-products calculation. This allows continuous accumulation without wasting clocks.

The accumulator is loaded with the adder output every clock unless it is cleared. It is cleared synchronously in two ways. When  $\overline{\text{RESET}}$  and  $\overline{\text{ERASE}}$  are both low, the accumulator is cleared along with all other registers of the device. Since  $\overline{\text{ERASE}}$  and  $\overline{\text{RESET}}$  are latched internally, clearing occurs on the second CLK following the onset of both  $\overline{\text{ERASE}}$  and  $\overline{\text{RESET}}$  low.

The second accumulator clearing mechanism clears a single accumulator in a selected cell. The cell select signal, CELLn, decoded from ADR $_{0-1}$  and the  $\overline{\text{ERASE}}$  signal, enable clearing of the accumulator on the next CLK.

The ERASE and RESET signals clear the ZR33482 internal registers and states as follows:

ERASE	RESET	CLEARING EFFECT
1	1	No clearing occurs, internal state remains the same.
1	0	Only RESET active. All registers except accumulators are cleared, including the internal pipeline registers.
0	1	Only ERASE active. The accumulator whose address is given by the ADR0-1 inputs is cleared.
0	0	Both RESET and ERASE active. All accumulators as well as all other registers are cleared.






FIGURE 2. TYPICAL ZR33482 FILTER CELL



#### **ZR33482 OUTPUT STAGE**

The output stage consists of a cell result multiplexer and a 26-bit three-state driver stage (figure 3).

The cell result mux selects the contents of the filter cell accumulator addressed by  $ADR_{0-1}$ . If the  $ADR_{0-1}$  lines remain at the same address for more than one clock, the output at SUM0-25 will not change to reflect any subsequent accumulator updates in the addressed cell. Only the result available during the first clock when  $ADR_{0-1}$  selects the cell will be output. This does not hinder normal FIR operation since the  $ADR_{0-1}$  lines are changed sequentially. This feature facilitates the interface with slow memories where the output is required to be fixed for more than one clock.

The clock input to the cell result mux is used for synchronization and does not introduce an extra delay.

The SUM<sub>0-25</sub> output bus is controlled by the SENBH and SENBL signals. A low on SENBL enables bits SUM<sub>0-15</sub>. A low on SENBH enables bits SUM<sub>16-25</sub>. Thus all 26 bits can be output simultaneously if the external system has a 26-bit or larger bus. If the external system bus is only 16 bits, the bits can be enabled in two groups of 16 and 10 bits.

Also, the output may be arbitrarily scaled and truncated by connecting the proper output bits to output bus lines. For example, assume a filter kernel that with expected input signals, will

produce only 22-bit results. Those may be scaled and truncated for a 16-bit output bus by connecting bits  $SUM_{6-21}$  to output bus lines 0-15 respectively. Both the  $\overline{SENBH}$  and  $\overline{SENBL}$  should be active in this case.

Note that this technique is much preferable to scaling down the coefficients (or the input data) to produce only 16-bit results directly, since this would require truncating the coefficients (or the data) to only 3 bits (!), introducing extreme degradation of the frequency response characteristics (or high levels of quantization-noise/distortion).




FIGURE 3. ZR33482 OUTPUT STAGE

#### **ZR33482 ARITHMETIC**

Both data samples and coefficients can be represented as either unsigned or two's complement numbers. The TCS and TCCI input signals determine the type of arithmetic representation. Internally all values are represented by a 9-bit two's complement number. The value of the additional ninth bit depends on the arithmetic representation selected. For two's complement arithmetic, the sign is extended into the ninth bit. For unsigned arithmetic, bit 9 is 0.

The multiplier output is 18 bits and the accumulator is 26 bits. The accumulator width determines the maximum possible number of terms in the sum-of-products without overflow. The maximum number of terms depends also on the number system and the distribution of the coefficient and data values. As a worst case, assume the coefficients and data samples are always at their maximum absolute values. Then the maximum numbers of terms in the sum of products are:

Number System	Maximum Number of Terms
Two unsigned vectors	1032
Two two's complement vectors  Two positive vectors  Two negative vectors  One positive and one negative vector	2080 2047 2064
One unsigned and one two's complement vector  • Positive two's complement vector  • Negative two's complement vector	1036 1028

For practical FIR filters, the coefficients are never all near maximum value, so even larger vectors are possible in practice.



#### **BASIC FIR OPERATION**

Detailed operation of the ZR33482 to perform a basic 4-tap, 8-bit coefficient, 8-bit data, 25 MHz FIR filter is best understood by observing the schematic (figure 4), timing diagram (figure 5) and sequence table (table 1). The internal pipeline length of the ZR33482 is four clock cycles, corresponding to the registers C-REG (or X-REG), M0-REG, M1-REG, and T-REG (figures 2 and 3). Therefore the delay from first presentation of data and coefficients at the DIN<sub>0-7</sub> and CIN<sub>0-7</sub> inputs to a sum appearing at the SUM<sub>0-25</sub> output is 8 clock cycles.

After the pipeline has filled, a new output sample is available every clock. The delay to last sample output from last sample input is 4 clocks.

The output sums, Yn, shown in the timing diagram and sequence table are derived from the sum-of-products equation:

$$Y(n) = C(0) X(n) + C(1) X(n-1) + C(2) X(n-2) + C(3) X(n-3)$$

where n refers to an index.

The sequence table (table 1) shows the results of the adder in each cell and the chip output at each clock.




TABLE 1. ZR33482 25 MHz, 4-TAP FIR FILTER SEQUENCE




FIGURE 4. ZR33482 25 MHz, 4-TAP FIR FILTER APPLICATION SCHEMATIC







FIGURE 5. ZR33482 25 MHz, 4-TAP FIR FILTER TIMING



CLK	CELL 0	CELL 1	CELL 2	CELL 3	SUM/CLR
4	C <sub>7</sub> • X <sub>0</sub>	0	0	0	<del></del>
5	+ C <sub>6</sub> • X <sub>1</sub>	C <sub>7</sub> • X <sub>1</sub>	0	0	<del>-</del>
6	+ C <sub>5</sub> • X <sub>2</sub>	+ C <sub>6</sub> • X <sub>2</sub>	C <sub>7</sub> • X <sub>2</sub>	0	_
7	+ C <sub>4</sub> • X <sub>3</sub>	+ C <sub>5</sub> • X <sub>3</sub>	+ C <sub>6</sub> • X <sub>3</sub>	C <sub>7</sub> • X <sub>3</sub>	_
8	+ C3 • X4	+ C4 • X4	+ C5 • X4	+ C6 • X4	
9	+ C2 • X5	+ C3 • X5	+ C4 • X5	+ C5 • X5	<u> </u>
10	+ C1 • X6	+ C2 • X6	+ C3 • X6	+ C4 • X6	
11	+ C0 • X7	+ C1 • X7	+ C2 • X7	+ C3 • X7	_
12	0	+ C0 • X8	+ C1 • X8	+ C2 • X8	<del>-</del>
13	0	0	+ C0 • X9	+ C1 • X9	CELL0 (Y7)
14	0	0	0	+ C0 • X10	CELL1 (Y8)
15	C7 • X4	0	0	0	CELL2 (Y9)
16	+ C6 • X5	C7 • X5	0	0	CELL3 (Y10)
17	+ C5 • X6	+ C6 • X6	C7 • X6	0	
18	+ C4 • X7	+ C5 • X7	+ C6 • X7	C7 • X7	<del>-</del>
19	+ C3 • X8	+ C4 • X8	+ C5 • X8	+ C6 • X8	_
20	+ C2 • X9	+ C3 • X9	+ C4 • X9	+ C5 • X9	· —
21	+ C1 • X10	+ C2 • X10	+ C3 • X10	+ C4 • X10	<u> </u>
22	+ C0 • X11	+ C1 • X11	+ C2 • X11	+ C3 • X11	
23	0	+ C0 • X12	+ C1 • X12	+ C2 • X12	<del>-</del>
24	0	j 0	+ C0 • X13	+ C1 • X13	CELL0 (Y11)
25	0	0	0	+ C0 • X14	CELL1 (Y12)
1	1	1		1	

TABLE 2. 9.09 MHz 8-TAP FIR FILTER SEQUENCE USING SINGLE ZR33482-25



#### **EXTENDED FILTER LENGTHS**

Using a single ZR33482, a filter of length L>4 can be constructed by processing in L/4 passes as illustrated in the following table (table 2) for an 8-tap FIR. Each pass is composed of 3+L cycles and computes four output samples. In pass i, the samples with indices i\*4 to i\*4 + (L+2) enter the

 ${\sf DIN}_{0-7}$  inputs. The coefficients  ${\sf C}_0$  -  ${\sf C}_{{\sf L}-1}$  enter the  ${\sf CIN}_{0-7}$  inputs, followed by three zeros. As these zeros are entered, the result samples are output and the accumulators reset. Filter outputs can be put through a FIFO to even out the sample rate.

# EXTENDED COEFFICIENT AND DATA SAMPLE WORD SIZE

The data and coefficient word size can be extended by utilizing several ZR33482's in parallel to get the maximum sample rate, or a single ZR33482 with resulting lower sample rates. The technique is to compute partial products of 8x8 and combine

these partial products by shifting and adding to obtain the final result. The shifting and adding can be accomplished with external adders. (Note that the least significant parts of the data and/or coefficients are unsigned.)

#### **DECIMATION/RESAMPLING**

The ZR33482 provides a mechanism for decimating by factors of 2, 3, or 4, using the three D registers and two multiplexers in the coefficient path through the cell (figure 2). The sequence table (table 3) and the timing diagrams (figure 6)

illustrate the technique for an 8-tap, decimate-by-two, FIR filter with 25 MHz input sample rate and 12.5 MHz output sample rate.




FIGURE 6. ZR33482 8-TAP DECIMATE-BY-TWO FIR FILTER TIMING, 25 MHz IN, 12.5 MHz OUT



#### OTHER ZR33482 APPLICATIONS

The ZR33482 is a versatile device with many applications beyond simple FIR filtering. The following list is a small sample of some applications possible with the ZR33482. Implementations of some of these applications are discussed in greater detail in various Zoran Application Notes.

- Higher bandwidth (50 MHz and up)
- 2-D FIR Spatial Filtering/Convolution/Correlation
- Matrix multiplication
- Complex multiply
- Butterfly computation
- DFT
- · Adaptive filters
  - Echo cancellation
  - Adaptive equalization
- · Reverberation generators
- · Beam former
- Video decoders




TABLE 3. ZR33482 8-TAP DECIMATE-BY-TWO FIR FILTER SEQUENCE, 25 MHz IN, 12.5 MHz OUT



#### **ABSOLUTE MAXIMUM RATINGS**

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Supply Voltage to Ground Potential
Continuous0.5V to +7.0V
DC Voltage Applied to
Outputs for High Output State0.5V to +7.0V
DC Input Voltage0.5V to +5.5V

DC Output Current, into Outputs	
(not to exceed 200 mA total)	. 20mA/output
DC Input Current	-30 to +5.0mA

NOTE: Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## **OPERATING RANGE**

#### **Commercial Devices**

Temperature	$0^{\circ}C \leq T_A \leq +70^{\circ}C$
Supply Voltage	4 75V < Vcc < 5 25V

#### **Military Devices**

Temperature	$-55^{\circ}C \leq T_{A} \leq +125^{\circ}C$
Supply Voltage	$4.50V \leq V_{CC} \leq 5.50V$

#### DC CHARACTERISTICS

Symbol	Parameter	Min	Max	Units	Test Conditions
VIL	Input Low Voltage	-0.5	0.8	V	
ViH	Input High Voltage	2.0	V <sub>CC</sub> + 0.5	V	
Vol	Output Low Voltage		0.45	V	I <sub>OL</sub> = 2mA
VoH	Output High Voltage	2.4		V	I <sub>OH</sub> = -400μA
Icc	Power Supply Current @ 20 MHz		100	mA	T <sub>A</sub> = 0°C, V <sub>CC</sub> = V <sub>CCmax</sub>
ILI	Input Leakage Current		±10	μA	0 < V <sub>IN</sub> < V <sub>CCmax</sub>
ILO	Output Leakage Current		±10	μА	0.45 < V <sub>OUT</sub> < V <sub>CCmax</sub>
V <sub>CL</sub>	Clock in Low Voltage	-0.5	0.6	V	
V <sub>CH</sub>	Clock in High Voltage	4.0	V <sub>CC</sub> + 0.5	V	
CIN	Input Capacitance		10	pF	f <sub>C</sub> = 1MHz
C <sub>IO</sub>	I/O, Clock, and Output Capacitance	-	10	pF	$f_C = 1MHz$




FIG 7. TYPICAL Icc VS. FREQUENCY



## **AC CHARACTERISTICS**

Symbol	Parameter	ZR33482-15		ZR33482-20		ZR33482-25			
		Min	Max	Min	Max	Min	Max	Units	Test Conditions
T <sub>CP</sub>	Clock Period	67	5000	50	5000	40	5000	ns	
T <sub>CH</sub>	Clock High	30		22		18		ns	
T <sub>CL</sub>	Clock Low	30		22		18		ns	
T <sub>CR</sub>	Clock Rise		5		5		5	ns	1.0V to 3.5V
Tcf	Clock Fall		5		5	_	5	ns	1.0V to 3.5V
T <sub>IH</sub>	In Hold	5	i	5		5		ns	
T <sub>IS</sub>	In Setup	14		10		8		ns	
Toed	Output Enable Delay*		25		20		15	ns	
Todd	Output Disable Delay*		25		20		15	ns	
Tods	Clock to SUM Output Delay		50		40		28	ns	

<sup>\*</sup> Not tested in production. Guaranteed by characterization.

## **AC TIMING DIAGRAMS**






FIGURE 8. CLOCK AC CHARACTERISTICS




<sup>\*</sup> Input includes: DIN0-7, CIN0-7, DIENB, CIENB, ERASE, RESET, DCM0-1, ADR0-1

FIGURE 9. INPUT SETUP AND HOLD







 $SUM_{0-25}$  is assumed not to be in high-impedance state.

FIGURE 10. SUM<sub>0-25</sub>, OUTPUT DELAYS



A.C. testing, inputs are driven at 2.4V for a logic "1" and .45V for a logic "0". Input and output timing measurments are made at 1.5V for both a logic "1" and "0".

FIGURE 11. A.C. TESTING INPUT, OUTPUT WAVEFORM






FIGURE 12. NORMAL A.C. TEST LOAD




## **PACKAGE INFORMATION**



Note: All dimensions in inches.





ZR33482 68-PIN LEADLESS CHIP CARRIER (LCC)




## **REPLACEMENT OF ZR33481 WITH ZR33482**

The ZR33482 is designed to be a pin-for-pin replacement for the ZR33481. The following table summarizes the similarities and differences. For new designs that require longer FIR filters, use Zoran's 8-filter cell Digital Filter products: ZR33891 and ZR33881. Please contact us for more information.

PRODUCT	ZR33482LC	ZR33481LC	
Package Type	68-Pin Ceramic Leadless Chip Carrier (LCC)	Identical	
Clock Speed Versions	15, 20 & 25 MHz	15 & 20 MHz Only	
Number of Filter Cells	Four	Identical	
Coefficient & Input Format	8-bit 2's complement or 8-bit unsigned	Identical	
Output Format	26-bit 2's complement	Identical	
Decimation Modes	2, 3 & 4	Identical	
Coefficient Cascadability	Not Supported; COUT <sub>0-7</sub> , COENB & TCCO Pins are "No Connects" (Opens)	As Specified	

## NOTES:

#### **ORDERING INFORMATION**



#### **SALES OFFICES**

#### ■ U.S. Sales Office

Zoran Corporation 4401 Great America Parkway Third Floor Santa Clara, CA 95054 USA Telephone: 408-986-1314 FAX: 408-986-1240

#### ■ Japan Operations

Zoran Corporation Kogetsu Bldg. 4th floor 1-5-3, Ebisu, Shibuya-Ku Tokyo 150, Japan

Telephone: 81-3-448-1980 FAX: 81-3-448-1690

#### Israel Design Center

Zoran Microelectronics, Ltd Advanced Technology Center P.O. Box 2495 Haifa, 31024 Israel Telephone: 972-4-533-175 FAX: 972-4-521-721

#### ■ European Operations

Zoran Corporation
1, rue de Terre-Neuve
Miniparc du Verger-Bat. B
Z.A. de Courtaboeuf
91940 LES ULIS CEDEX, France
Telephone: 33.1.69.28.51.41
FAX: 33.1.69.28.18.54

The material in this data sheet is for information only. Zoran Corporation assumes no responsibility for errors or omissions and reserves the right to change, without notice, product specifications, operating characteristics,

