


3.3V PECL/ECL DIFFERENTIAL PHASE-FREQUENCY DETECTOR

FEATURES

- >2GHz maximum frequency
- < 220ps rise/fall time</p>
- Low-voltage: +3.3V ±10% operation
- Wide operating temperature range: -40°C to +85°C
- Fully differential throughput architecture
- Transfer gain: 1.0mV/degree at 1.4GHz
 - 1.2mV/degree at 1.0GHz
- Available in 8-Pin SOIC package

PIN CONFIGURATION



8-pin SOIC package



DESCRIPTION


The SY100EP140L is a high-speed, 2GHz phasefrequency detector optimized to control ultra-low noise VCXOs (voltage-controlled crystal oscillators) in telecom and datacom systems. The phase-frequency detector compares two input signals—a reference input and a feedback input. Any mismatches in the two input signal's phase or frequency will result in the output UP or DOWN pulse stream. When the difference between the UP and DOWN outputs are integrated, the resulting control signal speeds-up or slowsdown a VCO or acts as the error voltage for a precision VCXO.

The SY100EP140L I/O is 100K LVECL/LVPECL compatible. The device operates from a +3.0V to +3.6V (LVPECL) or -3.0V to -3.6V (LVECL) supply voltage. The output swing is 400mV with < 220ps rise/fall times, which enables the part to operate at a very high frequency. Operating temperature range is guaranteed over the -40° C to +85°C industrial range.

PIN NAMES

Pin	Function
D, /D	LVPECL/LVECL differential UP outputs. Terminate with 50 Ω to V _{CC} -2V.
U, /U	LVPECL/LVECL differential DOWN outputs. Terminate with 50Ω to V _{CC} -2V.
R	LVPECL/LVECL reference input. Internal 75k Ω pulldown to V _{EE} . Default state is logic LOW when left floating.
FB	LVPECL/LVECL feedback input. Internal 75k Ω pulldown resistor to $V_{EE}.$ Default state is logic LOW when left floating.
V _{CC}	Positive supply. Bypass with $0.1\mu F//0.01\mu F$ low ESR capacitors.
V _{EE}	Negative power supply. For PECL operation, connect to GND.


PHASE DETECTOR LOGIC MODEL



TRUTH TABLE

Phase	In	put	Out	tput
Dector State	R	FB	U	D
Pump Down (2–1–2)				
2	L	L	L	L
2–1	L	Н	L	Н
1–2	Н	Х	L	L
2	L	L	L	L
Pump Up (2–3–2)				
2	L	L	L	L
2–3	Н	L	н	L
3–2	Х	Н	L	L
2	L	L	L	L

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Value	Unit		
$V_{CC} - V_{EE}$	Power Supply Voltage	6V	V		
V _{IN}	Input Voltage ($V_{CC} = 0V$, V_{IN} not more Input Voltage ($V_{EE} = 0V$, V_{IN} not more	negative than V _{EE}) positive than V _{CC})		-6.0 to 0 +6.0 to 0	V V
I _{OUT}	Output Current	–Continuou –Surge	IS	50 100	mA
T _A	Operating Temperature Range			-40 to +85	°C
T _{store}	Storage Temperature Range			-65 to +150	°C
	Maximum Junction Temperature			135	°C
θ_{JA}	Package Thermal Resistance (Junction-to-Ambient)	–Still-Air –500lfpm	(SOIC) (SOIC)	160 109	°C/W
		–Still-Air –500lfpm	(MSOP) (MSOP)	206 155	°C/W
θ_{JC}	Package Thermal Resistance (Junction-to-Case)		(SOIC) (MSOP)	39 39	°C/W

Note 1. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to ABSOLUTE MAXIMUM RATING conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS⁽¹⁾

			T _A = −40°C		T _A = +25°C			T _A = +85°C				
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit	Condition
V _{CC}	Power Supply Voltage (LVPECL) (LVECL)	3.0 3.6		3.6 3.0	3.0 3.6		3.6 3.0	3.0 3.6		3.6 -3.0	V	
I _{EE}	Power Supply Current	55	70	85	60	74	90	63	78	93	mA	
IIH	Input HIGH Current	_	_	150	_	_	150	_	_	150	μA	$V_{IN} = V_{IH}$
I _{IL}	Input LOW Current R, FB	0.5	—	_	0.5	_	_	0.5	_	-	μA	$V_{IN} = V_{IL}$
C _{IN}	Input Capacitance (MSOP) (SOIC)			_		0.75 1.1		_			pF pF	

Note 1. 100KEP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and traverse airflow greater than 500lfpm is maintained.

LVPECL DC ELECTRICAL CHARACTERISTICS⁽¹⁾

 $V_{CC} = 3.3V \pm 10\%, V_{EE} = 0V$

		T _A = −40°C		T _A = +25°C			T _A = +85°C					
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit	Condition
V _{IL}	Input LOW Voltage (Single-Ended)	1355	—	1675	1355	—	1675	1355	_	1675	mV	
V _{IH}	Input HIGH Voltage (Single-Ended)	2075	—	2420	2075	—	2420	2075	—	2420	mV	
V _{OL}	Output LOW Voltage	1355	1480	1605	1355	1480	1605	1355	1480	1605	mV	50 Ω to V_CC–2V
V _{OH}	Output HIGH Voltage	2155	2280	2405	2155	2280	2405	2155	2280	2405	mV	50 Ω to V_CC-2V

Note 1. 100KEP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and traverse airflow greater than 500lfpm is maintained. Input and output parameters are at $V_{CC} = 3.3V$. They vary 1:1 with V_{CC} .

ECL DC ELECTRICAL CHARACTERISTICS⁽¹⁾

 $V_{CC} = 0V, V_{EE} = -3.6V \text{ to } -3.0V$

		T _A = -40°C		T _A = +25°C			T _A = +85°C					
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit	Condition
V _{IL}	Input LOW Voltage	-1945	_	-1625	-1945	_	-1625	-1945	—	-1625	mV	
V _{IH}	Input HIGH Voltage	-1225	_	-880	-1225	_	-880	-1225	_	-880	mV	
V _{OL}	Outuput LOW Voltage	-1545	-1420	-1295	-1545	-1420	-1295	-1545	-1420	-1295	mV	50 Ω to V_CC–2V
V _{OH}	Output HIGH Voltage	-1145	-1020	-895	-1145	-1020	-895	-1145	-1020	-895	mV	50 Ω to V_CC–2V

Note 1. 100KEP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and traverse airflow greater than 500lfpm is maintained. Input and output parameters are at $V_{CC} = 3.3V$. They vary 1:1 with V_{CC} .

AC ELECTRICAL CHARACTERISTICS⁽¹⁾

LVPECL: $V_{CC} = 3.3V \pm 10\%$, $V_{EE} = 0V$; LVECL: $V_{EE} = -3.3V \pm 10\%$, $V_{CC} = 0V$

		$T_A = -40^{\circ}C$		T _A = +25°C			T _A = +85°C					
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit	Condition
f _{MAX}	Maximum Frequency ⁽¹⁾	-	>2	—	—	>2	_	-	>2	_	GHz	
t _{PLH} t _{PHL}	Propagation Delay to Output (Differential) R to U, FB to D	220	450	600	230	475	625	240	500	650	ps	
	FB to U, R to D	280	650	800	280	650	850	300	700	900	ps	
t _{JITTER}	Cycle-to-Cycle Jitter (rms)		0.2	< 1	—	0.2	< 1		0.2	< 1	ps _{rms}	
V _{PP}	Input Voltage Swing	400	800	1200	400	800	1200	400	800	1200	mV	
t _r , t _f	Output Rise/Fall Time Q, /Q (20% to 80%)	50	90	180	60	100	200	70	120	220	ps	

Note 1. Measured with 750mV input signal, 50% duty cycle. All loading with a 50 Ω to V $_{CC}$ –2.0V.


PRODUCT ORDERING INFORMATION

Ordering Code	Package Type	Operating Range	Marking Code
SY100EP140LZC	Z8-1	Commercial	XP140L
SY100EP140LZCTR ⁽¹⁾	Z8-1	Commercial	XP140L
SY100EP140LZI ⁽²⁾	Z8-1	Industrial	XP140L
SY100EP140LZITR ^(1,2)	Z8-1	Industrial	XP140L

Note 1. Tape and Reel

Note 2. Recommended for new designs.

8 LEAD PLASTIC SOIC (Z8-1)



MICREL, INC. 1849 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL + 1 (408) 944-0800 FAX + 1 (408) 944-0970 WEB http://www.micrel.com

The information furnished by Micrel in this datasheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2003 Micrel, Incorporated.