


FEATURES

- Input accepts virtually all logic standards
 - Single-ended: SSTL, TTL, CMOS
 - Differential: LVDS, HSTL, CML
- Guaranteed AC parameters over temperature:
 - $f_{MAX} > 2.5\text{Gbps}$ (2.5GHz toggle)
 - $t_r / t_f < 200\text{ps}$
 - Within-device skew $< 50\text{ps}$
 - Propagation delay $< 400\text{ps}$
- Low power: 46mW/channel (typ)
- 3.0V to 3.6V power supply
- 100K LVPECL outputs
- Flow-through pinout and fully differential design
- Two channels in a 10-pin (3mm × 3mm) MSOP package

DESCRIPTION

The SY55857L is a fully differential, high-speed dual translator optimized to accept any logic standard from single-ended TTL/CMOS to differential LVDS, HSTL, or CML and translate it to LVPECL. Translation is guaranteed for speeds up to 2.5Gbps (2.5GHz toggle frequency). The SY55857L does not internally terminate its inputs, as different interfacing standards have different termination requirements.


PIN CONFIGURATION



APPLICATIONS

- High-speed logic
- Data communications systems
- Wireless communications systems
- Telecom systems

FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTIONS

Pin Number	Pin Name	Description
D0, /D0	1, 2	Channel 0 differential inputs (clock or data). See Figure 1 for input structure. See "Input Interface" section for typical interface recommendations.
D1, /D1	3, 4	Channel 1 differential inputs (clock or data). See Figure 1 for input structure. See "Input Interface" section for typical interface recommendations.
Q0, /Q0	9, 8	Channel 0 differential 100k compatible LVPECL outputs. Terminate to $V_{CC} - 2V$. See "LVPECL Output Termination" section. Outputs are low impedance, emitter-followers. For AC-coupled applications, a pull-down resistor is required on Q and /Q to ensure a DC current path to GND.
Q1, /Q1	7, 6	Channel 1 differential 100k compatible LVPECL outputs. Terminate to $V_{CC} - 2V$. See "LVPECL Output Termination" section. Outputs are low impedance, emitter-followers. For AC-coupled applications, a pull-down resistor is required on Q and /Q to ensure a DC current path to GND.
GND	5	Device ground. Typically connected to Logic ground.
V_{CC}	10	Supply Voltage. Typically connect to $+3.3V \pm 10\%$ supply. Bypass with $0.01\mu F/0.1\mu F$ low ESR capacitors.

FUNCTIONAL DESCRIPTION

Establishing Static Logic Inputs

Do not leave unused inputs floating. Tie either the true or complement inputs to ground, but not both. A logic zero is achieved by connecting the complement input to ground with the true input floating. For a TTL input, tie a $2.5k\Omega$ resistor between the complement input and ground. See "Input Interface" section.

Input Levels

LVDS, CML and HSTL differential signals may be connected directly to the D inputs. Depending on the actual worst case voltage seen, performance of SY55857L varies as per the following table:

Input Voltage Range	Minimum Voltage Swing	Maximum Translation Speed
0 to 2.4V	100mV	2.5Gbps
0 to $V_{CC} + 0.3$	200mV	1.25Gbps




Figure 1. Simplified Input Structure

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Value	Unit
V_{CC}	Power Supply Voltage	-0.5 to +6.0	V
V_{IN}	Input Voltage	-0.5 to $V_{CC} + 0.5$	V
I_{OUT}	Output Current —Continuous —Surge	50 100	mA
T_A	Operating Temperature Range	-40 to +85	°C
T_{store}	Storage Temperature Range	-65 to +150	°C
θ_{JA}	Package Thermal Resistance (Junction-to-Ambient) —Still-Air —500lfpm	113 96	°C/W °C/W
θ_{JC}	Package Thermal Resistance (Junction-to-Case)	42	°C/W

NOTE:

1. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to ABSOLUTE MAXIMUM RATING conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
V_{CC}	Power Supply Voltage ⁽¹⁾	3.0	3.3	3.6	V	
I_{CC}	Power Supply Current ⁽¹⁾	—	28	45	mA	Inputs/Outputs Open

NOTE:

1. The specifications shown above are valid after thermal equilibrium has been established.

INPUT ELECTRICAL CHARACTERISTICS⁽¹⁾ $V_{CC} = 3.0\text{V}$ to 3.6V ; $\text{GND} = 0\text{V}$; $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
V_{ID}	Differential Input Voltage	100	—	—	mV	$V_{IN} < 2.4\text{V}$
		200	—	—	mV	$V_{IN} < V_{CC} + 0.3\text{V}$
V_{IH}	Input HIGH Voltage	—	—	$V_{CC} + 0.3\text{V}$	mV	
V_{IL}	Input LOW Voltage	-0.3	—	—	mV	

NOTE:

1. The specifications shown above are valid after thermal equilibrium has been established.

(100K) LVPECL OUTPUT CHARACTERISTICS⁽¹⁾ $V_{CC} = 3.0\text{V}$ to 3.6V ; $\text{GND} = 0\text{V}$; $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
V_{OL}	Output LOW Voltage	1355	1480	1605	mV	50Ω to $V_{CC} - 2\text{V}$
V_{OH}	Output HIGH Voltage	2155	2280	2405	mV	50Ω to $V_{CC} - 2\text{V}$
V_{SWING}	Output Voltage Swing	600	700	—	mV _{pk-pk}	50Ω to $V_{CC} - 2\text{V}$

NOTES:

1. 100K circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and traverse airflow greater than 500lfpm is maintained. Input and output parameters are at $V_{CC} = 3.3\text{V}$. They vary 1:1 with V_{CC} .

AC ELECTRICAL CHARACTERISTICS⁽¹⁾ $V_{CC} = 3.0V$ to $3.6V$; $GND = 0V$; $T_A = -40^{\circ}C$ to $+85^{\circ}C$

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
f_{MAX}	Maximum Frequency NRZ Data Clock ⁽²⁾	2.5	—	—	Gbps	small signal, $V_{IN} < 2.4V$
	NRZ Data Clock ⁽²⁾	2.5	—	—	GHz	
	NRZ Data Clock ⁽²⁾	1.25	—	—	Gbps	large signal, $V_{IN} < V_{CC} + 0.3V$
	NRZ Data Clock ⁽²⁾	1.25	—	—	GHz	
t_{PLH} t_{PHL}	Propagation Delay (Differential) D0 to Q0, D1 to Q1	—	—	400	ps	
$t_{SKEW}^{(3)}$	Within-Device Skew (Diff.) Part-to-Part Skew (Diff.)	— —	— —	50 200	ps	
t_{JITTER}	Jitter Generation (rms)		<1		ps (rms)	
t_r, t_f	PECL Output Rise/Fall Times (20% to 80%)	—	—	200	ps	

NOTES:

- Performance is guaranteed as shown in the above table after thermal equilibrium has been established.
- Clock frequency is defined as the maximum toggle frequency, and guaranteed for functionality only. Measured with a 750mV signal, 50% duty cycle. All loading is with a 50Ω to $V_{CC} - 2V$.
- Skew is measured between outputs under identical transitions.

PRODUCT ORDERING CODE

Ordering Code	Package Type	Operating Range	Package Marking
SY55857LKI	K10-1	Industrial	857L
SY55857LKITR*	K10-1	Industrial	857L

*Tape and Reel

INPUT INTERFACE




Figure 1. 5V, 3.3V "TTL"




Figure 2. CML-DC Coupled




Figure 3. 2.5V "TTL"




Figure 4. PECL-DC Coupled




Figure 5. HSTL




Figure 6. CML-AC Coupled - Short lines


INPUT INTERFACE (CONT.)

Figure 7. CML-AC Coupled - Long lines




Figure 8. LVDS




Figure 9. SSTL_2





Figure 10. SSTL_3

10 LEAD MSOP (K10-1)

Rev. 00

MICREL-SYNERGY 3250 SCOTT BOULEVARD SANTA CLARA CA 95054 USATEL + 1 (408) 980-9191 FAX + 1 (408) 914-7878 WEB <http://www.synergyssemi.com> <http://www.micrel.com>

This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc.

© 2001 Micrel Incorporated