National Semiconductor

54F407 Data Access Register

General Description


The 'F407 Data Access Register (DAR) performs memory address arithmetic for RAM resident stack applications. It contains three 4-bit registers intended for Program Counter (R₀), Stack Pointer (R₁), and Operand Address (R₂). The 'F407 implements 16 instructions which allow either pre- or post-decrement/increment and register-to-register transfer in a single clock cycle. It is expandable in 4-bit increments and can operate at a 30 MHz microinstruction rate on a 16-bit word. The TRI-STATE® outputs are provided for bus-oriented applications. The 'F407 is fully compatible with all TTL families.

Features

- High-speed—greater than a 30 MHz microinstruction rate
- Three 4-bit registers
- 16 instructions for register manipulation
- Two separate output ports, one transparent
- Relative addressing capability
- TRI-STATE Outputs
- Optional pre- or post- arithmetic
- Expandable in multiples of four bits
- 24-pin slim package
- 9407 replacement

Military Package Number		Package Description			
54F407DM (Note 1)	J24A	24-Lead Ceramic Dual-In-Line			
54F407SDM (Note 1)	J24F	24-Lead (0.300" Wide) Ceramic Dual-In-Line			
54F407FM (Note 1)	W24C	24-Lead Cerpack			
54F407FM (Note 1)	E28A	28-Lead Ceramic Leadless Chip Carrier, Type C			

Note 1: Military grade device with environmental and burn-in processing. Use suffix = DMQB, FMQB and LMQB.



© 1995 National Semiconductor Corporation TL/F/9537

RRD-B30M105/Printed in U. S. A.

54F407 Data Access Register

December 1994

Unit Loading/Fan Out

		54F			
Pin Names	Description	U.L. HIGH/LOW	Input I _{IH} /I _{IL} Output I _{OH} /I _{OL}		
$\overline{D}_0 - \overline{D}_3$	Data Inputs (Active LOW)	1.0/0.67	20 µA/−0.4 mA		
I ₀ -I ₃	Instruction Word Inputs	1.0/0.67	20 μ A/-0.4 mA		
CI	Carry Input (Active LOW)	1.0/0.67	20 μ A/-0.4 mA		
CO	Carry Output (Active LOW)	20/13.3 (0.67)	0.4 mA/8 mA (4 mA)		
CP	Clock Input (L-H Edge-Triggered)	1.0/0.67	20 µA/−0.4 mA		
EX	Execute Input (Active LOW)	1.0/0.67	$20 \mu\text{A}/-0.4 \text{mA}$		
EOX	Address Output Enable Input (Active LOW)	1.0/0.67	$20 \mu\text{A}/-0.4 \text{mA}$		
EO ₀	Data Output Enable Input (Active LOW)	1.0/0.67	$20 \mu\text{A}/-0.4 \text{mA}$		
X ₀ -X ₃	Address Outputs	284 (100)/26.7 (13.3)	-5.7 mA (2 mA)/16 mA (8 mA)		
$\overline{O}_0 - \overline{O}_3$	Data Outputs (Active LOW)	284 (100)/26.7 (13.3)	-5.7 mA (2 mA)/16 mA (8 mA)		

Functional Description

The 'F407 contains a 4-bit slice of three Registers ($R_0 - R_2$), a 4-bit Adder, a TRI-STATE Address Output Buffer $(X_0 - X_3)$ and a separate Output Register with TRI-STATE buffers $(\overline{O}_0 - \overline{O}_3)$, allowing output of the register contents on the data bus (refer to the Block Diagram). The DAR performs sixteen instructions, selected by $I_0 - I_3$, as listed in the Function Table.

The 'F407 operates on a single clock. CP and $\overline{\text{EX}}$ are inputs to a 2-input, active LOW AND gate. For normal operation $\overline{\text{EX}}$ is brought LOW while CP is HIGH. A microcycle starts as the clock goes HIGH. Data inputs $\overline{D}_0 - \overline{D}_3$ are applied to the Adder as one of the operands. Three of the four instruction lines $(I_1 - I_2 - I_3)$ select which of the three registers, if any, is to be used as the other operand. The LOW-to-HIGH CP transition writes the result from the Adder into a register (R_0-R_2) and into the output register provided \overline{EX} is LOW. If


the I₀ instruction input is HIGH, the multiplexer routes the result from the Adder to the TRI-STATE Buffer controlling the address bus (X_0-X_3) , independent of \overline{EX} and CP. The 'F407 is organized as a 4-bit register slice. The active LOW $\overline{\text{CI}}$ and $\overline{\text{CO}}$ lines allow ripple-carry expansion over longer word lengths.


In a typical application, the register utilization in the DAR may be as follows: R_0 is the Program Counter (PC), R_1 is the Stack Pointer (SP) for memory resident stacks and R_2 contains the operand address. For an instruction Fetch, PC can be gated on the X-Bus while it is being incremented (i.e., D-Bus = 1). If the fetched instruction calls for an effective address for execution, which is displaced from the PC, the displacement can be added to the PC and loaded into R₂ during the next microcycle.

	Function Table							
Instruction Combinatorial Function				Combinatorial Function	Sequential Function Occurring			
l ₃	l ₂	l ₁	I ₀	Available on the X-Bus	on the Next Rising CP Edge			
L	L	L	L H	R ₀ R ₀ Plus D Plus Cl	$ m R_0$ Plus D Plus Cl $ ightarrow m R_0$ and 0-Register			
L	L	H H	L H	R ₀ R ₀ Plus D Plus Cl	R_0 Plus D Plus Cl $\rightarrow R_1$ and 0-Register			
L	н н	L	L H	R ₀ R ₀ Plus D Plus Cl	R_0 Plus D Plus Cl $\rightarrow R_2$ and 0-Register			
L	н Н	H H	L H	R ₁ R ₁ Plus D Plus Cl	R_1 Plus D Plus Cl $\rightarrow R_1$ and 0-Register			
H H	L	L	L H	R ₂ D Plus Cl	D Plus Cl \rightarrow R ₂ and 0-Register			
H H	L	H H	L H	R ₀ D Plus Cl	D Plus CI \rightarrow R ₀ and 0-Register			
H H	н		L	R ₂ R ₂ Plus D Plus Cl	R_2 Plus D Plus Cl $\rightarrow R_2$ and 0-Register			
н н	H H	H H	L H	R ₁ D Plus Cl	D Plus Cl \rightarrow R ₁ and 0-Register			

H = HIGH Voltage Level

L = LOW Voltage Level





Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
V _{CC} Pin Potential to	0.5 (to ± 7.0)/
Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to $+5.0$ mA
Voltage Applied to Output in HIGH State (with $V_{CC} = 0V$)	
Standard Output	-0.5V to V _{CC}
TRI-STATE Output	-0.5V to $+5.5V$
Current Applied to Output	
in LOW State (Max)	twice the rated I _{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Recommended Operating Conditions

Free Air Ambient Temperature	
Military	
Supply Voltage	

Military


5


Symbol	Parame	tor	54F		Units	Vcc	Conditions		
Symbol	Farame		Min	Тур	Max		•00	Conditions	
V _{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal	
V _{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Vo	oltage			-1.5	v	Min	$I_{IN} = -18 \text{ mA}$	
V _{OH}	Output HIGH Voltage	54F 10% V _{CC} 54F 10% V _{CC}	2.4 2.4			V	Min	$\begin{split} I_{OH} &= -0.4 \text{ mA } (\overline{CO}) \\ I_{OH} &= -2 \text{ mA } (X_0 - X_3, \overline{O}_0 - \overline{O}_3) \end{split}$	
V _{OL}	Output LOW Voltage	54F 10% V _{CC} 54F 10% V _{CC}	0.5 0.5			V	Min	$\begin{split} I_{OL} &= 4 \text{ mA } (\overline{CO}) \\ I_{OL} &= 8 \text{ mA } (X_0 - X_3, \overline{O}_0 - \overline{O}_3) \end{split}$	
IIH	Input HIGH Current	54F			20.0	μA	Max	$V_{IN} = 2.7V$	
I _{BVI}	Input HIGH Current Breakdown Test	54F			100	μA	Max	$V_{IN} = 7.0V$	
ICEX	Output HIGH Leakage Current	54F			250	μΑ	Max	$V_{OUT} = V_{CC}$	
IIL	Input LOW Current				-0.4	mA	Max	$V_{IN} = 0.5V$	
I _{OZH}	Output Leakage Curre	ent			50	μA	Max	$V_{OUT} = 2.7V (X_0 - X_3, \overline{O}_0 - \overline{O}_3)$	
I _{OZL}	Output Leakage Curre	ent			-50	μA	Мах	$V_{OUT} = 0.5V (X_0 - X_3, \overline{O}_0 - \overline{O}_3)$	
I _{OS}	Output Short-Circuit C	Current	-30		-100	mA	Max	$V_{OUT} = 0V$	
I _{CC}	Power Supply Curren	t		90	145	mA	Max		

		5	4F		
Symbol	Parameter		_C = Mil 50 pF	Units	Fig. No.
		Min	Мах		
t _{PLH} t _{PHL}	Propagation Delay CP to O _n (Note 1)	7.0 4.0	24.0 15.0	ns	407-c
t _{PLH} t _{PHL}	Propagation Delay, I_0 LOW I_1-I_3 to X_0-X_3	7.5 8.0	21.0 25.0	ns	407-a
t _{PLH} t _{PHL}	Propagation Delay, I_0 HIGH I_1-I_3 to X_0-X_3	8.5 6.5	50.0 35.0	ns	407-a
t _{PLH} t _{PHL}	Propagation Delay, I ₀ LOW CP to X _n	7.0 8.5	24.0 28.0	ns	407-b
t _{PLH} t _{PHL}	Propagation Delay, I ₀ HIGH CP to X _n	16.0 11.5	43.0 36.5	ns	407-b
t _{PLH} t _{PHL}	Propagation Delay \overline{D}_n to X_n	6.5 3.0	29.0 20.5	ns	407-d
t _{PLH} t _{PHL}	Propagation Delay CI to X _n	4.0 4.5	22.0 14.0	ns	407-e
t _{PLH} t _{PHL}	Propagation Delay I_0 to X_n	4.0 3.0	14.5 19.5	ns	407-b
t _{PLH} t _{PHL}	Propagation Delay CP to CO	9.0 6.5	33.0 38.0	ns	407-a
t _{PLH} t _{PHL}	Propagation Delay Cl to CO	3.0 3.0	11.0 10.0	ns	407-e
t _{PLH} t _{PHL}	Propagation Delay \overline{D}_n to \overline{CO}	3.0 3.5	10.0 10.0	ns	407-d
t _{PLH} t _{PHL}	Propagation Delay $I_1 - I_3$ to \overline{CO}	8.0 6.0	23.0 32.5	ns	407-a
t _{PZH} t _{PZL}	Enable Time EO ₀ to O _n or EO _x to X _n	4.5 3.5	26.0 16.0	ns	


Note 1: The internal clock is generated from CP and EX. The internal Clock is HIGH if EX or CP is HIGH, LOW if EX and CP are LOW.

Parameter Clock Period		Units	Fig No
Clock Period	Min M	lax	
Clock Period			
	36.0	ns	
Setup Time, HIGH or LOW $I_1 - I_3$ to Negative-Going CP	4.5 4.5		
Hold Time, HIGH or LOW	0	ns	407
Setup Time, HIGH or LOW	18.5		
Hold Time, HIGH or LOW \overline{D}_n or \overline{CI} to Negative-Going Clock	0 0	ns	407
Setup Time, HIGH or LOW Cl to Positive-Going CP	14.5 14.5		407
Hold Time, HIGH or LOW	0 0	ns	407-
Clock Pulse Width HIGH or LOW	8.5 8.5	ns	407
le	Tem	environmental and burn processing perature Range	-in
	$\begin{array}{c} I_1 - I_3 \text{ to Positive-Going CP} \\ \hline \\ \text{Setup Time, HIGH or LOW} \\ \hline \\ $	I1-I3 to Positive-Going CP 0 Setup Time, HIGH or LOW 18.5 Dn or C1 to Negative-Going CP 18.5 Hold Time, HIGH or LOW 0 Dn or C1 to 0 Negative-Going Clock 0 Setup Time, HIGH or LOW 14.5 Ci to Positive-Going CP 14.5 Hold Time, HIGH or LOW 0 Ci to Positive-Going CP 0 Clock Pulse Width 8.5 HIGH or LOW 8.5 formation stap is used to form part of a simplified purchasing code where the QB Range Family Special e Tem mic DIP M Ceramic DIP M Ak A	Hold Time, HIGH or LOW0 I_1-I_3 to Positive-Going CP0Setup Time, HIGH or LOW18.5 \overline{D}_n or \overline{C}_1 to Negative-Going CP18.5Hold Time, HIGH or LOW0 \overline{D}_n or \overline{C} to0Negative-Going Clock0Setup Time, HIGH or LOW14.5 \overline{C} to Positive-Going CP14.5Hold Time, HIGH or LOW0 \overline{C} to Positive-Going CP0Clock Pulse Width8.5HIGH or LOW8.5It ary \overline{S} \overline









National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.